📄 hard-5.htm
字号:
<html>
<head>
<style>
<!--
A:link {text-decoration: none; color: #607f7f; font-family: 宋体}
A:visited {text-decoration: none; color: #607f7f; font-family: 宋体}
A:active {text-decoration: none; color: #607f7f; font-family: 宋体}
A:hover {text-decoration: underline; color: #0000FF}
body,table {font-size: 9pt; font-family: 宋体}
-->
</style>
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
<title>I/O port address</title>
</head>
<body bgcolor="#FFFFFF" background="back01.jpg" tppabs="http://linux.ustc.edu.cn/~xjiang/images/back01.jpg">
<p align="center"><font size="5" color="#0000FF"><strong><u>I/O端口地址表</u></strong></font></p>
<table border="0" width="100%" cellspacing="1" cellpadding="0" height="3">
<tr>
<td width="100%" align="center" height="26" bgcolor="#FFC8AA"><font color="#000080">[ <a target="_self" href="hardware.htm" tppabs="http://linux.ustc.edu.cn/~xjiang/hardware.htm">返回目录</a> ]</font></td>
</tr>
</table>
<p><font color="#008080">Port addresses are not always constant across PC, AT and PS2<br>
Unless marked, port addresses are relative to PC and XT only<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">000-00F 8237
DMA controller:</span></font><br>
<font color="#008080"><br>
000 Channel 0 address register<br>
001 Channel 0 word count<br>
002 Channel 1 address register<br>
003 Channel 1 word count<br>
004 Channel 2 address register<br>
005 Channel 2 word count<br>
006 Channel 3 address register<br>
007 Channel 3 word count<br>
008 Status/command register<br>
009 Request register<br>
00A Mask register<br>
00B Mode register<br>
00C Clear MSB/LSB flip flop<br>
00D Master clear temp register<br>
00E Clear mask register<br>
00F Multiple mask register<br>
</font></p>
<p><font color="#000080"><span style="background-color: rgb(200,200,255)">010-01F 8237 DMA
Controller (PS2 model 60 & 80), reserved (AT)</span></font><font color="#008080"><br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">020-02F
8259A Master Programmable Interrupt Controller:</span></font><font color="#008080"><br>
<br>
020 8259 Command port (see 8259)<br>
021 8259 Interrupt mask register (see 8259)<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">030-03F
8259A Slave Programmable Interrupt Controller (AT,PS2)</span></font><font color="#008080"><br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">040-05F 8253
or 8254 Programmable Interval Timer:<br>
</span></font><font color="#008080"><br>
040 8253 channel 0, counter divisor<br>
041 8253 channel 1, RAM refresh counter<br>
042 8253 channel 2, Cassette and speaker functions<br>
043 8253 mode control (see 8253)<br>
044 8254 PS/2 extended timer<br>
047 8254 Channel 3 control byte<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">060-067 8255
Programmalbe Peripheral Interface (PC,XT,PCjr):<br>
</span></font><font color="#008080"><br>
060 8255 Port A keyboard input/output buffer (output PCjr)<br>
061 8255 Port B output<br>
062 8255 Port C input<br>
063 8255 Command/Mode control register<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">060-06f 8042
Keyboard Controller (AT,PS2):<br>
</span></font><font color="#008080"><br>
060 8042 Keyboard input/output buffer register<br>
061 8042 system control port (for compatability with 8255)<br>
064 8042 Keyboard command/status register<br>
<br>
070 CMOS RAM/RTC, also NMI enable/disable (AT,PS2, see RTC)<br>
071 CMOS RAM data (AT,PS2)<br>
<br>
080 Manufacturer checkpoint port<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">080-090 DMA
Page Registers:<br>
</span></font><font color="#008080"><br>
081 High order 4 bits of DMA channel 2 address<br>
082 High order 4 bits of DMA channel 3 address<br>
083 High order 4 bits of DMA channel 1 address<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">090-097
POS/Programmable Option Select (PS2):<br>
</span></font><font color="#008080"><br>
090 Central arbitration control Port<br>
091 Card selection feedback<br>
092 System control and status register<br>
094 System board enable/setup register<br>
095 Reserved<br>
096 Adapter enable/setup register<br>
097 Reserved<br>
<br>
0A0 NMI Mask Register (PC,XT) (write 80h to enable NMI, 00h disable)<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">0A0-0BF
Second 8259 Programmalbe Interrupt Controller (AT,PS2):<br>
</span></font><font color="#008080"><br>
0A0 Second 8259 Command port (see 8259)<br>
0A1 Second 8259 Interrupt mask register (see 8259)<br>
<br>
0C0 TI SN76496 Programmable Tone/Noise Generator (PCjr)<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">0C0-0DF 8237
DMA Controller 2 (AT):<br>
</span></font><font color="#008080"><br>
0C2 DMA channel 3 selector (see ports 6 & 82)<br>
<br>
0E0-0EF Reserved<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">0F0-0FF Math
Coprocessor (AT,PS2)</span></font><br>
<font color="#000080"><span style="background-color: rgb(200,200,255)">0F0-0F5 PCjr Disk
Controller:</span></font><font color="#008080"><br>
<br>
0F0 Disk Controller<br>
0F2 Disk Controller control port<br>
0F4 Disk Controller status register<br>
0F5 Disk Controller data port<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">0F8-0FF
Reserved for future microprocessor extensions</span></font><font color="#008080"><br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">100-10F POS
Programmable Option Select (PS2):<br>
</span></font><font color="#008080"><br>
100 POS Register 0, Adapter ID byte (LSB)<br>
101 POS Register 1, Adapter ID byte (MSB)<br>
102 POS Register 2, Option select data byte 1<br>
Bit 0 is card enable (CDEN)<br>
103 POS Register 3, Option select data byte 2<br>
104 POS Register 4, Option select data byte 3<br>
105 POS Register 5, Option select data byte 4<br>
Bit 7 is (-CHCK)<br>
Bit 6 is reserved<br>
106 POS Register 6, subaddress extension (LSB)<br>
107 POS Register 7, subaddress extension (MSB)<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">110-1EF
System I/O channel</span></font><font color="#008080"><br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">170-17F
Fixed disk 1 (AT):</span></font><br>
<font color="#008080"><br>
170 disk 1 data<br>
171 disk 1 error<br>
172 disk 1 sector count<br>
173 disk 1 sector number<br>
174 disk 1 cylinder low<br>
175 disk 1 cylinder high<br>
176 disk 1 drive/head<br>
177 disk 1 status<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">1F0-1FF
Fixed disk 0 (AT):</span></font><br>
<font color="#008080"><br>
1F0 disk 0 data<br>
1F1 disk 0 error<br>
1F2 disk 0 sector count<br>
1F3 disk 0 sector number<br>
1F4 disk 0 cylinder low<br>
1F5 disk 0 cylinder high<br>
1F6 disk 0 drive/head<br>
1F7 disk 0 status<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">200-20F Game
Adapter</span></font></p>
<p><font color="#000080"><span style="background-color: rgb(200,200,255)">210-217
Expansion Card Ports (XT):<br>
</span></font><font color="#008080"><br>
210 Write: latch expansion bus data<br>
read: verify expansion bus data<br>
211 Write: clear wait,test latch<br>
Read: MSB of data address<br>
212 Read: LSB of data address<br>
213 Write: 0=enable, 1=/disable expansion unit<br>
214-215 Receiver Card Ports<br>
214 write: latch data, read: data<br>
215 read: MSB of address, next read: LSB of address<br>
<br>
21F Reserved<br>
<br>
</font><font color="#000080"><span style="background-color: rgb(200,200,255)">220-26F
Reserved for I/O channel</span></font></p>
<p><font color="#000080"><span style="background-color: rgb(200,200,255)">270-27F Third
parallel port (see PARALLEL PORT):<br>
</span></font><font color="#008080"><br>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -