mux_0kb.tdf

基于Quartus的TFT－LCD测试程序

--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone II" LPM_SIZE=4 LPM_WIDTH=13 LPM_WIDTHS=2 data result sel
--VERSION_BEGIN 7.1 cbx_lpm_mux 2006:11:21:10:27:10:SJ cbx_mgl 2007:04:03:14:06:46:SJ  VERSION_END


-- Copyright (C) 1991-2007 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 26 
SUBDESIGN mux_0kb
( 
	data[51..0]	:	input;
	result[12..0]	:	output;
	sel[1..0]	:	input;
) 
VARIABLE 
	result_node[12..0]	: WIRE;
	sel_node[1..0]	: WIRE;
	w_data1012w[3..0]	: WIRE;
	w_data1037w[3..0]	: WIRE;
	w_data732w[3..0]	: WIRE;
	w_data762w[3..0]	: WIRE;
	w_data787w[3..0]	: WIRE;
	w_data812w[3..0]	: WIRE;
	w_data837w[3..0]	: WIRE;
	w_data862w[3..0]	: WIRE;
	w_data887w[3..0]	: WIRE;
	w_data912w[3..0]	: WIRE;
	w_data937w[3..0]	: WIRE;
	w_data962w[3..0]	: WIRE;
	w_data987w[3..0]	: WIRE;
	w_result1024w	: WIRE;
	w_result1049w	: WIRE;
	w_result744w	: WIRE;
	w_result774w	: WIRE;
	w_result799w	: WIRE;
	w_result824w	: WIRE;
	w_result849w	: WIRE;
	w_result874w	: WIRE;
	w_result899w	: WIRE;
	w_result924w	: WIRE;
	w_result949w	: WIRE;
	w_result974w	: WIRE;
	w_result999w	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( (((w_data1037w[1..1] & sel_node[0..0]) & (! w_result1049w)) # (w_result1049w & (w_data1037w[3..3] # (! sel_node[0..0])))), (((w_data1012w[1..1] & sel_node[0..0]) & (! w_result1024w)) # (w_result1024w & (w_data1012w[3..3] # (! sel_node[0..0])))), (((w_data987w[1..1] & sel_node[0..0]) & (! w_result999w)) # (w_result999w & (w_data987w[3..3] # (! sel_node[0..0])))), (((w_data962w[1..1] & sel_node[0..0]) & (! w_result974w)) # (w_result974w & (w_data962w[3..3] # (! sel_node[0..0])))), (((w_data937w[1..1] & sel_node[0..0]) & (! w_result949w)) # (w_result949w & (w_data937w[3..3] # (! sel_node[0..0])))), (((w_data912w[1..1] & sel_node[0..0]) & (! w_result924w)) # (w_result924w & (w_data912w[3..3] # (! sel_node[0..0])))), (((w_data887w[1..1] & sel_node[0..0]) & (! w_result899w)) # (w_result899w & (w_data887w[3..3] # (! sel_node[0..0])))), (((w_data862w[1..1] & sel_node[0..0]) & (! w_result874w)) # (w_result874w & (w_data862w[3..3] # (! sel_node[0..0])))), (((w_data837w[1..1] & sel_node[0..0]) & (! w_result849w)) # (w_result849w & (w_data837w[3..3] # (! sel_node[0..0])))), (((w_data812w[1..1] & sel_node[0..0]) & (! w_result824w)) # (w_result824w & (w_data812w[3..3] # (! sel_node[0..0])))), (((w_data787w[1..1] & sel_node[0..0]) & (! w_result799w)) # (w_result799w & (w_data787w[3..3] # (! sel_node[0..0])))), (((w_data762w[1..1] & sel_node[0..0]) & (! w_result774w)) # (w_result774w & (w_data762w[3..3] # (! sel_node[0..0])))), (((w_data732w[1..1] & sel_node[0..0]) & (! w_result744w)) # (w_result744w & (w_data732w[3..3] # (! sel_node[0..0])))));
	sel_node[] = ( sel[1..0]);
	w_data1012w[] = ( data[50..50], data[37..37], data[24..24], data[11..11]);
	w_data1037w[] = ( data[51..51], data[38..38], data[25..25], data[12..12]);
	w_data732w[] = ( data[39..39], data[26..26], data[13..13], data[0..0]);
	w_data762w[] = ( data[40..40], data[27..27], data[14..14], data[1..1]);
	w_data787w[] = ( data[41..41], data[28..28], data[15..15], data[2..2]);
	w_data812w[] = ( data[42..42], data[29..29], data[16..16], data[3..3]);
	w_data837w[] = ( data[43..43], data[30..30], data[17..17], data[4..4]);
	w_data862w[] = ( data[44..44], data[31..31], data[18..18], data[5..5]);
	w_data887w[] = ( data[45..45], data[32..32], data[19..19], data[6..6]);
	w_data912w[] = ( data[46..46], data[33..33], data[20..20], data[7..7]);
	w_data937w[] = ( data[47..47], data[34..34], data[21..21], data[8..8]);
	w_data962w[] = ( data[48..48], data[35..35], data[22..22], data[9..9]);
	w_data987w[] = ( data[49..49], data[36..36], data[23..23], data[10..10]);
	w_result1024w = (((w_data1012w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data1012w[2..2])));
	w_result1049w = (((w_data1037w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data1037w[2..2])));
	w_result744w = (((w_data732w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data732w[2..2])));
	w_result774w = (((w_data762w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data762w[2..2])));
	w_result799w = (((w_data787w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data787w[2..2])));
	w_result824w = (((w_data812w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data812w[2..2])));
	w_result849w = (((w_data837w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data837w[2..2])));
	w_result874w = (((w_data862w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data862w[2..2])));
	w_result899w = (((w_data887w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data887w[2..2])));
	w_result924w = (((w_data912w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data912w[2..2])));
	w_result949w = (((w_data937w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data937w[2..2])));
	w_result974w = (((w_data962w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data962w[2..2])));
	w_result999w = (((w_data987w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data987w[2..2])));
END;
--VALID FILE