xscale_be-gcc.1

Intel ixp425 toolchain

.IX Item "Preprocessor Options"
\&\fB\-$  \-A\fR\fIquestion\fR\fB=\fR\fIanswer\fR  \fB\-A-\fR\fIquestion\fR[\fB=\fR\fIanswer\fR] 
\&\fB\-C  \-dD  \-dI  \-dM  \-dN 
\&\-D\fR\fImacro\fR[\fB=\fR\fIdefn\fR]  \fB\-E  \-H 
\&\-idirafter\fR \fIdir\fR 
\&\fB\-include\fR \fIfile\fR  \fB\-imacros\fR \fIfile\fR 
\&\fB\-iprefix\fR \fIfile\fR  \fB\-iwithprefix\fR \fIdir\fR 
\&\fB\-iwithprefixbefore\fR \fIdir\fR  \fB\-isystem\fR \fIdir\fR 
\&\fB\-M  \-MM  \-MF  \-MG  \-MP  \-MQ  \-MT  \-nostdinc  \-P  \-remap 
\&\-trigraphs  \-undef  \-U\fR\fImacro\fR  \fB\-Wp,\fR\fIoption\fR
.Ip "\fIAssembler Option\fR" 4
.IX Item "Assembler Option"
\&\fB\-Wa,\fR\fIoption\fR
.Ip "\fILinker Options\fR" 4
.IX Item "Linker Options"
\&\fB
\&\fR\fIobject-file-name\fR  \fB\-l\fR\fIlibrary\fR 
\&\fB\-nostartfiles  \-nodefaultlibs  \-nostdlib 
\&\-s  \-static  \-static-libgcc  \-shared  \-shared-libgcc  \-symbolic 
\&\-Wl,\fR\fIoption\fR  \fB\-Xlinker\fR \fIoption\fR 
\&\fB\-u\fR \fIsymbol\fR
.Ip "\fIDirectory Options\fR" 4
.IX Item "Directory Options"
\&\fB\-B\fR\fIprefix\fR  \fB\-I\fR\fIdir\fR  \fB\-I-  \-L\fR\fIdir\fR  \fB\-specs=\fR\fIfile\fR
.Ip "\fITarget Options\fR" 4
.IX Item "Target Options"
\&\fB\-b\fR \fImachine\fR  \fB\-V\fR \fIversion\fR
.Ip "\fIMachine Dependent Options\fR" 4
.IX Item "Machine Dependent Options"
\&\fIM680x0 Options\fR
.Sp
\&\fB\-m68000  \-m68020  \-m68020\-40  \-m68020\-60  \-m68030  \-m68040 
\&\-m68060  \-mcpu32  \-m5200  \-m68881  \-mbitfield  \-mc68000  \-mc68020   
\&\-mfpa  \-mnobitfield  \-mrtd  \-mshort  \-msoft-float  \-mpcrel 
\&\-malign-int  \-mstrict-align\fR
.Sp
\&\fIM68hc1x Options\fR
.Sp
\&\fB\-m6811  \-m6812  \-m68hc11  \-m68hc12 
\&\-mauto-incdec  \-mshort  \-msoft-reg-count=\fR\fIcount\fR
.Sp
\&\fI\s-1VAX\s0 Options\fR
.Sp
\&\fB\-mg  \-mgnu  \-munix\fR
.Sp
\&\fI\s-1SPARC\s0 Options\fR
.Sp
\&\fB\-mcpu=\fR\fIcpu-type\fR 
\&\fB\-mtune=\fR\fIcpu-type\fR 
\&\fB\-mcmodel=\fR\fIcode-model\fR 
\&\fB\-m32  \-m64 
\&\-mapp-regs  \-mbroken-saverestore  \-mcypress 
\&\-mfaster-structs  \-mflat 
\&\-mfpu  \-mhard-float  \-mhard-quad-float 
\&\-mimpure-text  \-mlive-g0  \-mno-app-regs 
\&\-mno-faster-structs  \-mno-flat  \-mno-fpu 
\&\-mno-impure-text  \-mno-stack-bias  \-mno-unaligned-doubles 
\&\-msoft-float  \-msoft-quad-float  \-msparclite  \-mstack-bias 
\&\-msupersparc  \-munaligned-doubles  \-mv8\fR
.Sp
\&\fIConvex Options\fR
.Sp
\&\fB\-mc1  \-mc2  \-mc32  \-mc34  \-mc38 
\&\-margcount  \-mnoargcount 
\&\-mlong32  \-mlong64 
\&\-mvolatile-cache  \-mvolatile-nocache\fR
.Sp
\&\fI\s-1AMD29K\s0 Options\fR
.Sp
\&\fB\-m29000  \-m29050  \-mbw  \-mnbw  \-mdw  \-mndw 
\&\-mlarge  \-mnormal  \-msmall 
\&\-mkernel-registers  \-mno-reuse-arg-regs 
\&\-mno-stack-check  \-mno-storem-bug 
\&\-mreuse-arg-regs  \-msoft-float  \-mstack-check 
\&\-mstorem-bug  \-muser-registers\fR
.Sp
\&\fI\s-1ARM\s0 Options\fR
.Sp
\&\fB\-mapcs-frame  \-mno-apcs-frame 
\&\-mapcs-26  \-mapcs-32 
\&\-mapcs-stack-check  \-mno-apcs-stack-check 
\&\-mapcs-float  \-mno-apcs-float 
\&\-mapcs-reentrant  \-mno-apcs-reentrant 
\&\-msched-prolog  \-mno-sched-prolog 
\&\-mlittle-endian  \-mbig-endian  \-mwords-little-endian 
\&\-malignment-traps  \-mno-alignment-traps 
\&\-msoft-float  \-mhard-float  \-mfpe 
\&\-mthumb-interwork  \-mno-thumb-interwork 
\&\-mcpu=\fR\fIname\fR  \fB\-march=\fR\fIname\fR  \fB\-mfpe=\fR\fIname\fR  
\&\fB\-mstructure-size-boundary=\fR\fIn\fR 
\&\fB\-mbsd \-mxopen  \-mno-symrename 
\&\-mabort-on-noreturn 
\&\-mlong-calls  \-mno-long-calls 
\&\-msingle-pic-base  \-mno-single-pic-base 
\&\-mpic-register=\fR\fIreg\fR 
\&\fB\-mnop-fun-dllimport 
\&\-mpoke-function-name 
\&\-mthumb  \-marm 
\&\-mtpcs-frame  \-mtpcs-leaf-frame 
\&\-mcaller-super-interworking  \-mcallee-super-interworking\fR 
.Sp
\&\fI\s-1MN10200\s0 Options\fR
.Sp
\&\fB\-mrelax\fR
.Sp
\&\fI\s-1MN10300\s0 Options\fR
.Sp
\&\fB\-mmult-bug  \-mno-mult-bug 
\&\-mam33  \-mno-am33 
\&\-mno-crt0  \-mrelax\fR
.Sp
\&\fIM32R/D Options\fR
.Sp
\&\fB\-m32rx \-m32r \-mcode-model=\fR\fImodel-type\fR  \fB\-msdata=\fR\fIsdata-type\fR 
\&\fB\-G\fR \fInum\fR
.Sp
\&\fIM88K Options\fR
.Sp
\&\fB\-m88000  \-m88100  \-m88110  \-mbig-pic 
\&\-mcheck-zero-division  \-mhandle-large-shift 
\&\-midentify-revision  \-mno-check-zero-division 
\&\-mno-ocs-debug-info  \-mno-ocs-frame-position 
\&\-mno-optimize-arg-area  \-mno-serialize-volatile 
\&\-mno-underscores  \-mocs-debug-info 
\&\-mocs-frame-position  \-moptimize-arg-area 
\&\-mserialize-volatile  \-mshort-data-\fR\fInum\fR  \fB\-msvr3 
\&\-msvr4  \-mtrap-large-shift  \-muse-div-instruction 
\&\-mversion-03.00  \-mwarn-passed-structs\fR
.Sp
\&\fI\s-1RS/6000\s0 and PowerPC Options\fR
.Sp
\&\fB\-mcpu=\fR\fIcpu-type\fR 
\&\fB\-mtune=\fR\fIcpu-type\fR 
\&\fB\-mpower  \-mno-power  \-mpower2  \-mno-power2 
\&\-mpowerpc  \-mpowerpc64  \-mno-powerpc 
\&\-maltivec \-mno-altivec 
\&\-mpowerpc-gpopt  \-mno-powerpc-gpopt 
\&\-mpowerpc-gfxopt  \-mno-powerpc-gfxopt 
\&\-mnew-mnemonics  \-mold-mnemonics 
\&\-mfull-toc   \-mminimal-toc  \-mno-fp-in-toc  \-mno-sum-in-toc 
\&\-m64  \-m32  \-mxl-call  \-mno-xl-call  \-mpe 
\&\-msoft-float  \-mhard-float  \-mmultiple  \-mno-multiple 
\&\-mstring  \-mno-string  \-mupdate  \-mno-update 
\&\-mfused-madd  \-mno-fused-madd  \-mbit-align  \-mno-bit-align 
\&\-mstrict-align  \-mno-strict-align  \-mrelocatable 
\&\-mno-relocatable  \-mrelocatable-lib  \-mno-relocatable-lib 
\&\-mtoc  \-mno-toc \-mlittle  \-mlittle-endian  \-mbig  \-mbig-endian 
\&\-mcall-aix \-mcall-sysv \-mcall-netbsd 
\&\-maix-struct-return \-msvr4\-struct-return
\&\-mabi=altivec \-mabi=no-altivec 
\&\-mprototype  \-mno-prototype 
\&\-msim  \-mmvme  \-mads  \-myellowknife  \-memb \-msdata 
\&\-msdata=\fR\fIopt\fR  \fB\-mvxworks \-G\fR \fInum\fR \fB\-pthread\fR
.Sp
\&\fI\s-1RT\s0 Options\fR
.Sp
\&\fB\-mcall-lib-mul  \-mfp-arg-in-fpregs  \-mfp-arg-in-gregs 
\&\-mfull-fp-blocks  \-mhc-struct-return  \-min-line-mul 
\&\-mminimum-fp-blocks  \-mnohc-struct-return\fR
.Sp
\&\fI\s-1MIPS\s0 Options\fR
.Sp
\&\fB\-mabicalls \-march=\fR\fIcpu-type\fR \fB\-mtune=\fR\fIcpu=type\fR 
\&\fB\-mcpu=\fR\fIcpu-type\fR \fB\-membedded-data  \-muninit-const-in-rodata 
\&\-membedded-pic  \-mfp32  \-mfp64  \-mfused-madd  \-mno-fused-madd 
\&\-mgas  \-mgp32  \-mgp64 
\&\-mgpopt  \-mhalf-pic  \-mhard-float  \-mint64  \-mips1 
\&\-mips2  \-mips3  \-mips4  \-mlong64  \-mlong32  \-mlong-calls  \-mmemcpy 
\&\-mmips-as  \-mmips-tfile  \-mno-abicalls 
\&\-mno-embedded-data  \-mno-uninit-const-in-rodata 
\&\-mno-embedded-pic  \-mno-gpopt  \-mno-long-calls 
\&\-mno-memcpy  \-mno-mips-tfile  \-mno-rnames  \-mno-stats 
\&\-mrnames  \-msoft-float 
\&\-m4650  \-msingle-float  \-mmad 
\&\-mstats  \-EL  \-EB  \-G\fR \fInum\fR  \fB\-nocpp 
\&\-mabi=32  \-mabi=n32  \-mabi=64  \-mabi=eabi 
\&\-mfix7000  \-mno-crt0 \-mflush-func=\fR\fIfunc\fR \fB\-mno-flush-func\fR
.Sp
\&\fIi386 and x86\-64 Options\fR
.Sp
\&\fB\-mcpu=\fR\fIcpu-type\fR  \fB\-march=\fR\fIcpu-type\fR \fB\-mfpmath=\fR\fIunit\fR 
\&\fB\-masm=\fR\fIdialect\fR  \fB\-mno-fancy-math-387 
\&\-mno-fp-ret-in-387  \-msoft-float  \-msvr3\-shlib 
\&\-mno-wide-multiply  \-mrtd  \-malign-double 
\&\-mpreferred-stack-boundary=\fR\fInum\fR 
\&\fB\-mmmx  \-msse \-msse2 \-msse-math \-m3dnow 
\&\-mthreads  \-mno-align-stringops  \-minline-all-stringops 
\&\-mpush-args  \-maccumulate-outgoing-args  \-m128bit-long-double 
\&\-m96bit-long-double  \-mregparm=\fR\fInum\fR  \fB\-momit-leaf-frame-pointer 
\&\-mno-red-zone
\&\-m32 \-m64\fR
.Sp
\&\fI\s-1HPPA\s0 Options\fR
.Sp
\&\fB\-march=\fR\fIarchitecture-type\fR 
\&\fB\-mbig-switch  \-mdisable-fpregs  \-mdisable-indexing 
\&\-mfast-indirect-calls  \-mgas  \-mjump-in-delay 
\&\-mlong-load-store  \-mno-big-switch  \-mno-disable-fpregs 
\&\-mno-disable-indexing  \-mno-fast-indirect-calls  \-mno-gas 
\&\-mno-jump-in-delay  \-mno-long-load-store 
\&\-mno-portable-runtime  \-mno-soft-float 
\&\-mno-space-regs  \-msoft-float  \-mpa-risc-1\-0 
\&\-mpa-risc-1\-1  \-mpa-risc-2\-0  \-mportable-runtime 
\&\-mschedule=\fR\fIcpu-type\fR  \fB\-mspace-regs\fR
.Sp
\&\fIIntel 960 Options\fR
.Sp
\&\fB\-m\fR\fIcpu-type\fR  \fB\-masm-compat  \-mclean-linkage 
\&\-mcode-align  \-mcomplex-addr  \-mleaf-procedures 
\&\-mic-compat  \-mic2.0\-compat  \-mic3.0\-compat 
\&\-mintel-asm  \-mno-clean-linkage  \-mno-code-align 
\&\-mno-complex-addr  \-mno-leaf-procedures 
\&\-mno-old-align  \-mno-strict-align  \-mno-tail-call 
\&\-mnumerics  \-mold-align  \-msoft-float  \-mstrict-align 
\&\-mtail-call\fR
.Sp
\&\fI\s-1DEC\s0 Alpha Options\fR
.Sp
\&\fB\-mno-fp-regs  \-msoft-float  \-malpha-as  \-mgas 
\&\-mieee  \-mieee-with-inexact  \-mieee-conformant 
\&\-mfp-trap-mode=\fR\fImode\fR  \fB\-mfp-rounding-mode=\fR\fImode\fR 
\&\fB\-mtrap-precision=\fR\fImode\fR  \fB\-mbuild-constants 
\&\-mcpu=\fR\fIcpu-type\fR  \fB\-mtune=\fR\fIcpu-type\fR 
\&\fB\-mbwx  \-mmax  \-mfix  \-mcix 
\&\-mfloat-vax  \-mfloat-ieee 
\&\-mexplicit-relocs  \-msmall-data  \-mlarge-data 
\&\-mmemory-latency=\fR\fItime\fR
.Sp
\&\fI\s-1DEC\s0 Alpha/VMS Options\fR
.Sp
\&\fB\-mvms-return-codes\fR
.Sp
\&\fIClipper Options\fR
.Sp
\&\fB\-mc300  \-mc400\fR
.Sp
\&\fIH8/300 Options\fR
.Sp
\&\fB\-mrelax  \-mh  \-ms  \-mint32  \-malign-300\fR
.Sp
\&\fI\s-1SH\s0 Options\fR
.Sp
\&\fB\-m1  \-m2  \-m3  \-m3e 
\&\-m4\-nofpu  \-m4\-single-only  \-m4\-single  \-m4 
\&\-m5\-64media \-m5\-64media-nofpu 
\&\-m5\-32media \-m5\-32media-nofpu 
\&\-m5\-compact \-m5\-compact-nofpu 
\&\-mb  \-ml  \-mdalign  \-mrelax 
\&\-mbigtable  \-mfmovd  \-mhitachi  \-mnomacsave 
\&\-mieee  \-misize  \-mpadstruct  \-mspace 
\&\-mprefergot  \-musermode\fR
.Sp
\&\fISystem V Options\fR
.Sp
\&\fB\-Qy  \-Qn  \-YP,\fR\fIpaths\fR  \fB\-Ym,\fR\fIdir\fR
.Sp
\&\fI\s-1ARC\s0 Options\fR
.Sp
\&\fB\-EB  \-EL 
\&\-mmangle-cpu  \-mcpu=\fR\fIcpu\fR  \fB\-mtext=\fR\fItext-section\fR 
\&\fB\-mdata=\fR\fIdata-section\fR  \fB\-mrodata=\fR\fIreadonly-data-section\fR
.Sp
\&\fITMS320C3x/C4x Options\fR
.Sp
\&\fB\-mcpu=\fR\fIcpu\fR  \fB\-mbig  \-msmall  \-mregparm  \-mmemparm 
\&\-mfast-fix  \-mmpyi  \-mbk  \-mti  \-mdp-isr-reload 
\&\-mrpts=\fR\fIcount\fR  \fB\-mrptb  \-mdb  \-mloop-unsigned 
\&\-mparallel-insns  \-mparallel-mpy  \-mpreserve-float\fR
.Sp
\&\fIV850 Options\fR
.Sp
\&\fB\-mlong-calls  \-mno-long-calls  \-mep  \-mno-ep 
\&\-mprolog-function  \-mno-prolog-function  \-mspace 
\&\-mtda=\fR\fIn\fR  \fB\-msda=\fR\fIn\fR  \fB\-mzda=\fR\fIn\fR 
\&\fB\-mv850  \-mbig-switch\fR
.Sp
\&\fI\s-1NS32K\s0 Options\fR
.Sp
\&\fB\-m32032  \-m32332  \-m32532  \-m32081  \-m32381 
\&\-mmult-add  \-mnomult-add  \-msoft-float  \-mrtd  \-mnortd 
\&\-mregparam  \-mnoregparam  \-msb  \-mnosb 
\&\-mbitfield  \-mnobitfield  \-mhimem  \-mnohimem\fR
.Sp
\&\fI\s-1AVR\s0 Options\fR
.Sp
\&\fB\-mmcu=\fR\fImcu\fR  \fB\-msize  \-minit-stack=\fR\fIn\fR  \fB\-mno-interrupts 
\&\-mcall-prologues  \-mno-tablejump  \-mtiny-stack\fR
.Sp
\&\fIMCore Options\fR
.Sp
\&\fB\-mhardlit  \-mno-hardlit  \-mdiv  \-mno-div  \-mrelax-immediates 
\&\-mno-relax-immediates  \-mwide-bitfields  \-mno-wide-bitfields 
\&\-m4byte-functions  \-mno-4byte-functions  \-mcallgraph-data 
\&\-mno-callgraph-data  \-mslow-bytes  \-mno-slow-bytes  \-mno-lsim 
\&\-mlittle-endian  \-mbig-endian  \-m210  \-m340  \-mstack-increment\fR
.Sp
\&\fI\s-1MMIX\s0 Options\fR
.Sp
\&\fB\-mlibfuncs \-mno-libfuncs \-mepsilon \-mno-epsilon \-mabi=gnu 
\&\-mabi=mmixware \-mzero-extend \-mknuthdiv \-mtoplevel-symbols 
\&\-melf \-mbranch-predict \-mno-branch-predict \-mbase-addresses 
\&\-mno-base-addresses\fR
.Sp
\&\fI\s-1IA-64\s0 Options\fR
.Sp
\&\fB\-mbig-endian  \-mlittle-endian  \-mgnu-as  \-mgnu-ld  \-mno-pic 
\&\-mvolatile-asm-stop  \-mb-step  \-mregister-names  \-mno-sdata 
\&\-mconstant-gp  \-mauto-pic  \-minline-divide-min-latency 
\&\-minline-divide-max-throughput  \-mno-dwarf2\-asm 
\&\-mfixed-range=\fR\fIregister-range\fR
.Sp