peripheral_test.nm

基于fpga和sopc的用VHDL语言编写的EDA的32位Nios CPU嵌入式系统及其DMA设计俄罗斯方块游戏机

00000008 A np_debug_trace_code_write_mask
00000008 A np_jtagstatus_rrdy_bit
00000008 A np_jtagstatus_trdy_bit
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_go_mask
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmacontrol_rcon_bit
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_dmastatus_weop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_timercontrol_stop_mask
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_ie_bit
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartcontrol_iroe_mask
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_e_bit
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000008 a np_uartstatus_roe_mask
00000009 A np_debug_stop
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_dmacontrol_wcon_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
00000009 a np_uartcontrol_tbrk_bit
0000000a A np_debug_read_sample
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_dmacontrol_doubleword_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartcontrol_eop_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000a a np_uartstatus_dcts_bit
0000000b A np_debug_trace_mode
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_dmacontrol_quadword_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000b a np_uartstatus_cts_bit
0000000c A np_debug_mem_int_enable
0000000c A np_debug_trace_code_op_mask
0000000c A np_debug_trace_code_write
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000c a np_uartstatus_eop_bit
0000000d A np_debug_ext_brk_enable
0000000e A np_debug_sw_reset
00000010 A na_uart1_irq
00000010 A nasys_debug_uart_irq
00000010 A nasys_printf_uart_irq
00000010 A nasys_uart_0_irq
00000010 A np_debug_address_pattern_0
00000010 A np_debug_interrupt_code_mem_mask
00000010 A np_debug_trace_code_intr_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmacontrol_i_en_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_dmastatus_len_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartcontrol_itoe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000010 a np_uartstatus_toe_mask
00000011 A na_timer1_irq
00000011 A nasys_timer_0_irq
00000011 A np_debug_address_mask_0
00000012 A np_debug_data_pattern_0
00000013 A na_dma_irq
00000013 A nasys_dma_0_irq
00000013 A np_debug_data_mask_0
00000014 A np_debug_code_0
00000018 A np_debug_address_pattern_1
00000019 A na_button_pio_irq
00000019 A nasys_pio_0_irq
00000019 A np_debug_address_mask_1
0000001a A np_debug_data_pattern_1
0000001b A np_debug_data_mask_1
0000001c A np_debug_code_1
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_dmacontrol_reen_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartcontrol_itmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_mask
00000020 a np_uartstatus_tmt_