📄 piso.rpt
字号:
Project Information e:\bcode_s_m_h\piso.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 01/14/2007 21:15:23
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
PISO
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
piso EPF10K10LC84-3 23 2 0 0 0 % 34 5 %
User Pins: 23 2 0
Project Information e:\bcode_s_m_h\piso.rpt
** FILE HIERARCHY **
|lpm_add_sub:1842|
|lpm_add_sub:1842|addcore:adder|
|lpm_add_sub:1842|altshift:result_ext_latency_ffs|
|lpm_add_sub:1842|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1842|altshift:oflow_ext_latency_ffs|
Device-Specific Information: e:\bcode_s_m_h\piso.rpt
piso
***** Logic for device 'piso' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R R R d R R R R R O
E E E E E E E E a E E E E E N
S S S S S S S V S t S G S S S S F
E E E E E E E C E a E N E E E E _ ^
R R R R R R R C R j _ R D R R R R # D n
V V V V V V V I V _ c i V I V V V V T O C
E E E E E E E N E i l n E N E E E E C N E
D D D D D D D T D n k 1 D T D D D D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | data_out
^nCE | 14 72 | data_in19
#TDI | 15 71 | data_in6
data_in4 | 16 70 | data_clk_out
data_in17 | 17 69 | data_in5
data_in3 | 18 68 | GNDINT
data_in18 | 19 67 | RESERVED
VCCINT | 20 66 | RESERVED
RESERVED | 21 65 | RESERVED
RESERVED | 22 EPF10K10LC84-3 64 | RESERVED
RESERVED | 23 63 | VCCINT
RESERVED | 24 62 | data_in12
RESERVED | 25 61 | data_in13
GNDINT | 26 60 | data_in16
data_in7 | 27 59 | data_in11
data_in10 | 28 58 | data_in9
data_in14 | 29 57 | #TMS
data_in15 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ R R R R R V G d d c V G R R d R R R R
C n E E E E E C N a a l C N E E a E E E E
C C S S S S S C D t t k C D S S t S S S S
I O E E E E E I I a a _ I I E E a E E E E
N N R R R R R N N _ _ i N N R R _ R R R R
T F V V V V V T T i i n T T V V i V V V V
I E E E E E n n E E n E E E E
G D D D D D 0 2 D D 8 D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: e:\bcode_s_m_h\piso.rpt
piso
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A13 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 1/2 0/2 3/22( 13%)
A16 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 9/22( 40%)
A23 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 0/2 11/22( 50%)
C18 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 11/22( 50%)
C23 2/ 8( 25%) 1/ 8( 12%) 0/ 8( 0%) 1/2 0/2 5/22( 22%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 19/53 ( 35%)
Total logic cells used: 34/576 ( 5%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.79/4 ( 94%)
Total fan-in: 129/2304 ( 5%)
Total input pins required: 23
Total input I/O cell registers required: 0
Total output pins required: 2
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 34
Total flipflops required: 28
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 4/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 8 0 0 0 0 0 0 8 0 24/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 2 0 10/0
Total: 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 8 0 8 0 0 0 0 10 0 34/0
Device-Specific Information: e:\bcode_s_m_h\piso.rpt
piso
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
1 - - - -- INPUT G 0 0 0 0 clk
44 - - - -- INPUT 0 0 0 1 clk_in
42 - - - -- INPUT 0 0 0 1 data_in0
84 - - - -- INPUT 0 0 0 1 data_in1
43 - - - -- INPUT 0 0 0 1 data_in2
18 - - A -- INPUT 0 0 0 1 data_in3
16 - - A -- INPUT 0 0 0 1 data_in4
69 - - A -- INPUT 0 0 0 1 data_in5
71 - - A -- INPUT 0 0 0 1 data_in6
27 - - C -- INPUT 0 0 0 1 data_in7
49 - - - 16 INPUT 0 0 0 1 data_in8
58 - - C -- INPUT 0 0 0 1 data_in9
28 - - C -- INPUT 0 0 0 1 data_in10
59 - - C -- INPUT 0 0 0 1 data_in11
62 - - C -- INPUT 0 0 0 1 data_in12
61 - - C -- INPUT 0 0 0 1 data_in13
29 - - C -- INPUT 0 0 0 1 data_in14
30 - - C -- INPUT 0 0 0 1 data_in15
60 - - C -- INPUT 0 0 0 1 data_in16
17 - - A -- INPUT 0 0 0 1 data_in17
19 - - A -- INPUT 0 0 0 1 data_in18
72 - - A -- INPUT 0 0 0 1 data_in19
2 - - - -- INPUT 0 0 0 26 j_in
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -