pci_bridge32(1).v

PCI-master的核

          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/opencores/mirrors"><font class=menu_item>Mirrors</font></a></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/opencores/logos"><font class=menu_item>Logos</font></a></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/opencores/contacts"><font class=menu_item>Contact us</font></a></li>
            
           </td></tr>
            
          
          <tr><td><font size=-2>&nbsp;</font></td></tr>
        
         <tr><td bgcolor="#347FB8">
           <img src="/images/bullet.gif">
         
           <font class=menu_section>Tools</font>
         
         </td></tr>
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <font class=menu_item><a href="/search.cgi">Search</a><br><table><tr><form action=/search.cgi/do_search><td><font class=small>&nbsp;&nbsp;</font></td><td><input class=searchfield type=text name=query></td></form></tr></table></font></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/cvsget.shtml"><font class=menu_item>Download Cores (CVSGet)</font></a></li>
            
           </td></tr>
            
          
          <tr><td><font size=-2>&nbsp;</font></td></tr>
        
         <tr><td bgcolor="#347FB8">
           <img src="/images/bullet.gif">
         
           <font class=menu_section>More</font>
         
         </td></tr>
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/wishbone/"><font class=menu_item>Wishbone</font></a></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/perlilog/"><font class=menu_item>Perlilog</font></a></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/edatools/"><font class=menu_item>EDA tools</font></a></li>
            
           </td></tr>
            
          
           <tr><td>
              
                  
                      <li class=small>
                  
              
            
                <a class=menu_item href="/projects.cgi/web/opentech/"><font class=menu_item>OpenTech CD</font></a></li>
            
           </td></tr>
            
          
          <tr><td><font size=-2>&nbsp;</font></td></tr>
        
        </table>



</td>
<td width=10><img width=10 src="/images/dotty.gif"></td>
<td background="/images/vpd.gif"><img width=1 src="/images/dotty.gif"></td>
<td width=10><img width=10 src="/images/dotty.gif"></td>
<td valign=top>


        
        <table width=100% cellpadding=2 cellspacing=0 border=0>
          <tr><td><img height=2 src="/images/dotty.gif"></td></tr>
        </table>
        


<table width=100% cellspacing=0 cellpadding=0 border=0><tr><td>

<!-- pf_body_start -->







 

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>pci/rtl/verilog/pci_bridge32.v - view - 1.19</title>
<meta name="robots" content="nofollow" />
<meta name="generator" content="FreeBSD-CVSweb 3.0.5" />
<meta http-equiv="Content-Script-Type" content="text/javascript" />
<meta http-equiv="Content-Style-Type" content="text/css" />
<link rel="stylesheet" type="text/css" href="/css/cvsweb.css" />
</head>
<body class="src">
<table class="navigate-header" width="100%" summary="Navigation">
 <tr>
  <td>
<a href="./pci_bridge32.v#rev1.19"><img src="/icons/back.gif" alt="[BACK]" border="0" width="20" height="22" /></a><b>Return to <a href="./pci_bridge32.v#rev1.19">pci_bridge32.v</a> CVS log</b> <img src="/icons/text.gif" alt="[TXT]" border="0" width="20" height="22" /></td>  <td style="text-align: right"><img src="/icons/dir.gif" alt="[DIR]" border="0" width="20" height="22" /> <b>Up to  <a href="/cvsweb.shtml/#dirlist">[Official OpenCores CVS Repository]</a> / <a href="/cvsweb.shtml/pci/#dirlist">pci</a> / <a href="/cvsweb.shtml/pci/rtl/#dirlist">rtl</a> / <a href="/cvsweb.shtml/pci/rtl/verilog/#dirlist">verilog</a></b></td>
 </tr>
</table>
<hr />
<div class="log-markup">
File:&nbsp;
 <a href="/cvsweb.shtml/#dirlist">[Official OpenCores CVS Repository]</a> / <a href="/cvsweb.shtml/pci/#dirlist">pci</a> / <a href="/cvsweb.shtml/pci/rtl/#dirlist">rtl</a> / <a href="/cvsweb.shtml/pci/rtl/verilog/#dirlist">verilog</a> / <a href="/cvsweb.shtml/pci/rtl/verilog/pci_bridge32.v">pci_bridge32.v</a><br />
<a name="rev1.19"></a><a name="HEAD"></a>
 Revision <b>1.19</b>: <a href="/cvsweb.cgi/~checkout~/pci/rtl/verilog/pci_bridge32.v?rev=1.19;content-type=text%2Fplain" class="download-link">download</a> - view: <a href="pci_bridge32.v?rev=1.19;content-type=text%2Fplain" class="display-link">text</a>, <a href="pci_bridge32.v?annotate=1.19">annotated</a> - <a href="pci_bridge32.v?r1=1.19#rev1.19">select&nbsp;for&nbsp;diffs</a><br />
<i>Thu Sep 23 13:48:53 2004 UTC</i> (2 years, 7 months ago) by <i>mihad</i><br />
Branches: <a href="./pci_bridge32.v?only_with_tag=MAIN">MAIN</a><br />
CVS tags: <a href="./pci_bridge32.v?only_with_tag=HEAD">HEAD</a><br />
<pre class="log">
The control inputs from PCI are now muxed with control outputs
using output enable state for given signal.
</pre>
</div>
<hr /><pre>
//////////////////////////////////////////////////////////////////////
////                                                              ////
////  File name &quot;pci_bridge32.v&quot;                                  ////
////                                                              ////
////  This file is part of the &quot;PCI bridge&quot; project               ////
////  http://www.opencores.org/cores/pci/                         ////
////                                                              ////
////  Author(s):                                                  ////
////      - Miha Dolenc ([e-mail])                     ////
////      - Tadej Markovic ([e-mail])                  ////
////                                                              ////
////  All additional information is avaliable in the README       ////
////  file.                                                       ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2001 Miha Dolenc, [e-mail]          ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: pci_bridge32.v,v $
// Revision 1.19  2004/09/23 13:48:53  mihad
// The control inputs from PCI are now muxed with control outputs
// using output enable state for given signal.
//
// Revision 1.18  2004/08/19 15:27:34  mihad
// Changed minimum pci image size to 256 bytes because
// of some PC system problems with size of IO images.
//
// Revision 1.17  2004/01/24 11:54:18  mihad
// Update! SPOCI Implemented!
//
// Revision 1.16  2003/12/19 11:11:30  mihad
// Compact PCI Hot Swap support added.
// New testcases added.
// Specification updated.
// Test application changed to support WB B3 cycles.
//
// Revision 1.15  2003/12/10 12:02:54  mihad
// The wbs B3 to B2 translation logic had wrong reset wire connected!
//
// Revision 1.14  2003/12/09 09:33:57  simons
// Some warning cleanup.
//
// Revision 1.13  2003/10/17 09:11:52  markom
// mbist signals updated according to newest convention
//
// Revision 1.12  2003/08/21 20:49:03  tadejm
// Added signals for WB Master B3.
//
// Revision 1.11  2003/08/08 16:36:33  tadejm
// Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.
//
// Revision 1.10  2003/08/03 18:05:06  mihad
// Added limited WISHBONE B3 support for WISHBONE Slave Unit.
// Doesn't support full speed bursts yet.
//
// Revision 1.9  2003/01/27 16:49:31  mihad
// Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.
//
// Revision 1.8  2002/10/21 13:04:33  mihad
// Changed BIST signal names etc..
//
// Revision 1.7  2002/10/18 03:36:37  tadejm
// Changed wrong signal name mbist_sen into mbist_ctrl_i.
//
// Revision 1.6  2002/10/17 22:51:50  tadejm
// Changed BIST signals for RAMs.
//
// Revision 1.5  2002/10/11 10:09:01  mihad
// Added additional testcase and changed rst name in BIST to trst
//
// Revision 1.4  2002/10/08 17:17:05  mihad
// Added BIST signals for RAMs.
//
// Revision 1.3  2002/02/01 15:25:12  mihad
// Repaired a few bugs, updated specification, added test bench files and design document
//
// Revision 1.2  2001/10/05 08:14:28  mihad
// Updated all files with inclusion of timescale file for simulation purposes.
//
// Revision 1.1.1.1  2001/10/02 15:33:46  mihad
// New project directory structure
//
//

`include &quot;pci_constants.v&quot;

// synopsys translate_off
`include &quot;timescale.v&quot;
// synopsys translate_on

// this is top level module of pci bridge core
// it instantiates and connects other lower level modules
// check polarity of PCI output enables in file out_reg.v and change it according to IO interface specification

module pci_bridge32
(
    // WISHBONE system signals
    wb_clk_i,
    wb_rst_i,
    wb_rst_o,
    wb_int_i,
    wb_int_o,

    // WISHBONE slave interface
    wbs_adr_i,
    wbs_dat_i,
    wbs_dat_o,
    wbs_sel_i,
    wbs_cyc_i,
    wbs_stb_i,
    wbs_we_i,

`ifdef PCI_WB_REV_B3

    wbs_cti_i,
    wbs_bte_i,

`else

    wbs_cab_i,

`endif

    wbs_ack_o,
    wbs_rty_o,