📄 singt.fit.eqn
字号:
--NB1_q_a[7] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[7] at M4K_X19_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 64, Port A Width: 8, Port B Depth: 64, Port B Width: 8
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[7] = NB1_q_a[7]_PORT_A_data_out[0];
--NB1_q_b[7] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[7] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = GND;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_write_enable = PB1L92;
NB1_q_b[7]_PORT_B_write_enable_reg = DFFE(NB1_q_b[7]_PORT_B_write_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = GLOBAL(CLK);
NB1_q_b[7]_clock_1 = GLOBAL(A1L5);
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, NB1_q_b[7]_PORT_B_data_in_reg, NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_write_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, , , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];
--NB1_q_a[0] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[0] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[0] = NB1_q_a[7]_PORT_A_data_out[7];
--NB1_q_a[1] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[1] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[1] = NB1_q_a[7]_PORT_A_data_out[6];
--NB1_q_a[2] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[2] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[2] = NB1_q_a[7]_PORT_A_data_out[5];
--NB1_q_a[3] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[3] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[3] = NB1_q_a[7]_PORT_A_data_out[4];
--NB1_q_a[4] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[4] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[4] = NB1_q_a[7]_PORT_A_data_out[3];
--NB1_q_a[5] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[5] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[5] = NB1_q_a[7]_PORT_A_data_out[2];
--NB1_q_a[6] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_a[6] at M4K_X19_Y11
NB1_q_a[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_a[7]_PORT_A_data_in_reg = DFFE(NB1_q_a[7]_PORT_A_data_in, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_a[7]_PORT_B_data_in_reg = DFFE(NB1_q_a[7]_PORT_B_data_in, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_a[7]_PORT_A_address_reg = DFFE(NB1_q_a[7]_PORT_A_address, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_a[7]_PORT_B_address_reg = DFFE(NB1_q_a[7]_PORT_B_address, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_PORT_A_write_enable = GND;
NB1_q_a[7]_PORT_A_write_enable_reg = DFFE(NB1_q_a[7]_PORT_A_write_enable, NB1_q_a[7]_clock_0, , , );
NB1_q_a[7]_PORT_B_write_enable = PB1L92;
NB1_q_a[7]_PORT_B_write_enable_reg = DFFE(NB1_q_a[7]_PORT_B_write_enable, NB1_q_a[7]_clock_1, , , );
NB1_q_a[7]_clock_0 = GLOBAL(CLK);
NB1_q_a[7]_clock_1 = GLOBAL(A1L5);
NB1_q_a[7]_PORT_A_data_out = MEMORY(NB1_q_a[7]_PORT_A_data_in_reg, NB1_q_a[7]_PORT_B_data_in_reg, NB1_q_a[7]_PORT_A_address_reg, NB1_q_a[7]_PORT_B_address_reg, NB1_q_a[7]_PORT_A_write_enable_reg, NB1_q_a[7]_PORT_B_write_enable_reg, , , NB1_q_a[7]_clock_0, NB1_q_a[7]_clock_1, , , , );
NB1_q_a[6] = NB1_q_a[7]_PORT_A_data_out[1];
--NB1_q_b[0] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[0] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = GND;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_write_enable = PB1L92;
NB1_q_b[7]_PORT_B_write_enable_reg = DFFE(NB1_q_b[7]_PORT_B_write_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = GLOBAL(CLK);
NB1_q_b[7]_clock_1 = GLOBAL(A1L5);
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, NB1_q_b[7]_PORT_B_data_in_reg, NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_write_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, , , , );
NB1_q_b[0] = NB1_q_b[7]_PORT_B_data_out[7];
--NB1_q_b[1] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[1] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = GND;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_write_enable = PB1L92;
NB1_q_b[7]_PORT_B_write_enable_reg = DFFE(NB1_q_b[7]_PORT_B_write_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = GLOBAL(CLK);
NB1_q_b[7]_clock_1 = GLOBAL(A1L5);
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, NB1_q_b[7]_PORT_B_data_in_reg, NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_write_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, , , , );
NB1_q_b[1] = NB1_q_b[7]_PORT_B_data_out[6];
--NB1_q_b[2] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[2] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = GND;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_write_enable = PB1L92;
NB1_q_b[7]_PORT_B_write_enable_reg = DFFE(NB1_q_b[7]_PORT_B_write_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = GLOBAL(CLK);
NB1_q_b[7]_clock_1 = GLOBAL(A1L5);
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, NB1_q_b[7]_PORT_B_data_in_reg, NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_write_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, , , , );
NB1_q_b[2] = NB1_q_b[7]_PORT_B_data_out[5];
--NB1_q_b[3] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[3] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(QB1_safe_q[0], QB1_safe_q[1], QB1_safe_q[2], QB1_safe_q[3], QB1_safe_q[4], QB1_safe_q[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_write_enable = GND;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_write_enable = PB1L92;
NB1_q_b[7]_PORT_B_write_enable_reg = DFFE(NB1_q_b[7]_PORT_B_write_enable, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_clock_0 = GLOBAL(CLK);
NB1_q_b[7]_clock_1 = GLOBAL(A1L5);
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, NB1_q_b[7]_PORT_B_data_in_reg, NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, NB1_q_b[7]_PORT_B_write_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, , , , );
NB1_q_b[3] = NB1_q_b[7]_PORT_B_data_out[4];
--NB1_q_b[4] is data_rom:u1|altsyncram:altsyncram_component|altsyncram_hat:auto_generated|altsyncram_71b2:altsyncram1|q_b[4] at M4K_X19_Y11
NB1_q_b[7]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_data_in = BUS(PB1_ram_rom_data_reg[7], PB1_ram_rom_data_reg[6], PB1_ram_rom_data_reg[5], PB1_ram_rom_data_reg[4], PB1_ram_rom_data_reg[3], PB1_ram_rom_data_reg[2], PB1_ram_rom_data_reg[1], PB1_ram_rom_data_reg[0]);
NB1_q_b[7]_PORT_B_data_in_reg = DFFE(NB1_q_b[7]_PORT_B_data_in, NB1_q_b[7]_clock_1, , , );
NB1_q_b[7]_PORT_A_address = BUS(F1_safe_q[0], F1_safe_q[1], F1_safe_q[2], F1_safe_q[3], F1_safe_q[4], F1_safe_q[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -