cnt5.vhd

直流电机的程序

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
--------------------------------------
entity cnt5 is
port ( clk : in std_logic;
       aa : out std_logic_vector ( 4 downto 1 ) );
end entity cnt5;
----------------------------------------------------
architecture behave_cnt5 of cnt5 is
    signal cqi : std_logic_vector ( 4 downto 0 );
begin
------------------------------------------------
process ( clk )
   begin
      if clk'event and clk = '1' then
         cqi <= cqi +1;
       end if;
end process;
----------------------------------------------------
aa <= cqi ( 4 downto 1 );
end behave_cnt5;