sincos_timesim.nlf
来自「2013全国电子设计大赛AD9854全部资料,51单片机编程,fpga编程的各种」· NLF 代码 · 共 20 行
NLF
20 行
Release 7.1.04i - netgen H.42Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.Command Line: netgen -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim
sincos.nga sincos_timesim.vhd Reading design 'sincos.nga' ...Flattening design ...Processing design ... Preping design's networks ... Preping design's macros ...Writing VHDL netlist 'sincos_timesim.vhd' ...Writing VHDL SDF file 'sincos_timesim.sdf' ...INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
simulation primitives and has to be used with SIMPRIM library for correct
compilation and simulation. Number of warnings: 0Number of info messages: 1Total memory usage is 44316 kilobytes
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?