⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 da1_test.flow.rpt

📁 2013全国电子设计大赛AD9854全部资料,51单片机编程,fpga编程的各种波形发生器
💻 RPT
字号:
Flow report for da1_test
Sun Jul 03 23:25:17 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Flow Summary                                                       ;
+-------------------------+------------------------------------------+
; Flow Status             ; Successful - Sun Jul 03 23:25:17 2011    ;
; Quartus II Version      ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name           ; da1_test                                 ;
; Top-level Entity Name   ; da1_test                                 ;
; Family                  ; Cyclone                                  ;
; Device                  ; EP1C6Q240C8                              ;
; Timing Models           ; Final                                    ;
; Met timing requirements ; Yes                                      ;
; Total logic elements    ; 75 / 5,980 ( 1 % )                       ;
; Total pins              ; 18 / 185 ( 10 % )                        ;
; Total virtual pins      ; 0                                        ;
; Total memory bits       ; 0 / 92,160 ( 0 % )                       ;
; Total PLLs              ; 0 / 2 ( 0 % )                            ;
+-------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/03/2011 23:24:51 ;
; Main task         ; Compilation         ;
; Revision Name     ; da1_test            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                 ;
+------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 896735435543.130970669101252 ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                            ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                       ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                          ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:04     ; 1.0                     ; 193 MB              ; 00:00:03                           ;
; Fitter                  ; 00:00:06     ; 1.0                     ; 185 MB              ; 00:00:04                           ;
; Assembler               ; 00:00:05     ; 1.0                     ; 158 MB              ; 00:00:05                           ;
; Classic Timing Analyzer ; 00:00:02     ; 1.0                     ; 120 MB              ; 00:00:01                           ;
; Total                   ; 00:00:17     ; --                      ; --                  ; 00:00:13                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; MICROSOF-A30BB3  ; Windows XP ; 5.1        ; i1586          ;
; Fitter                  ; MICROSOF-A30BB3  ; Windows XP ; 5.1        ; i1586          ;
; Assembler               ; MICROSOF-A30BB3  ; Windows XP ; 5.1        ; i1586          ;
; Classic Timing Analyzer ; MICROSOF-A30BB3  ; Windows XP ; 5.1        ; i1586          ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off da1_test -c da1_test
quartus_fit --read_settings_files=off --write_settings_files=off da1_test -c da1_test
quartus_asm --read_settings_files=off --write_settings_files=off da1_test -c da1_test
quartus_tan --read_settings_files=off --write_settings_files=off da1_test -c da1_test --timing_analysis_only



⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -