three_eight.v

来自「用vierilog语言描写的电子时钟源码」· Verilog 代码 · 共 8 行

module three_eight(in,out);
input [2:0] in;
output [7:0] out;

wire [7:0] out;
assign out=8'h01<<in;
endmodule