tvp9000.gin

ti的数字电视芯片 tvp9000的源码

@;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
@;
@; Copyright 2004 by Texas Instruments Incorporated. All rights reserved.
@; Property of Texas Instruments Incorporated. Restricted rights to use,
@; duplicate or disclose this code are granted through contract.
@;
@;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
@;
@; $Description: $
@;
@;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
@;                    
@; $History: Tvp9000.gin $
@;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

@;   *******************
@;   926 Boot memory map 
@;   *******************

	.set	TVP_ITCM_LOAD_ADDR      , 0x0         @; where to load the code
    .set    TVP_ITCM_TOP 			, 0x8000

	.set	TVP_DTCM_ADDR           , 0x8000      @; where the fast ram is at
	.set	TVP_DTCM_SIZE           , 0x1000      @; size
	.set	TVP_DTCM_TOP            , 0x9000      @; top

	.set	TVP_TCM_SIZE_0K         , 0x0
	.set	TVP_TCM_SIZE_4K         , 0xc
	.set	TVP_TCM_SIZE_8K         , 0x10
	.set	TVP_TCM_SIZE_16K        , 0x14
	.set	TVP_TCM_SIZE_32K        , 0x18

@;   ***************
@;   sdram constants
@;   ***************

	.set	TVP_SDRAM_BASE          , 0x10000000  @; base of sdram
	.set	TVP_SDRAM_TOP           , 0x12000000  @; Assumes 32MB DDR

@;   ************
@;   ARM Symbols
@;   ************

	.set	TVP_T_BIT               , 0x20         @; arm t bit 1 = thumb mode

	.set	TVP_USR_MODE            , 0x10         @; ARM user mode
	.set	TVP_FIQ_MODE            , 0x11         @; ARM fiq mode
	.set	TVP_IRQ_MODE            , 0x12         @; ARM irq mode
	.set	TVP_SVC_MODE            , 0x13         @; ARM supervisor mode
	.set	TVP_DAB_MODE            , 0x17         @; ARM abort mode
	.set	TVP_UDF_MODE            , 0x1B         @; ARM undefined mode
	.set	TVP_SYS_MODE            , 0x1F         @; ARM system mode

	.set	TVP_MODE_CLEAR          , 0x1F         @; ARM mode clear
	.set	TVP_FIQ_DISABLE         , 0x40         @; ARM 1= disable fiqs
	.set	TVP_IRQ_DISABLE         , 0x80         @; ARM 1= disable irqs

@;   ************
@;   CP15 ARM926T Configuration Register 15 Control Register Symbols
@;   ************
 
@; control register
	.set	TVP_ENA_MMU             , 0x00000001    @; enable mmu
	.set	TVP_ENA_LF              , 0x00000002    @; enable alignment fault
	.set	TVP_ENA_DCACHE          , 0x00000004    @; enable data cache
	.set	TVP_ENA_BE              , 0x00000080    @; enable big endian
	.set	TVP_ENA_SP              , 0x00000100    @; enable system protection
	.set	TVP_ENA_RP              , 0x00000200    @; enable rom protection
	.set	TVP_ENA_ICACHE          , 0x00001000    @; enable instr cache
	.set	TVP_ENA_HVEC            , 0x00002000    @; enable high vecs
	.set	TVP_ENA_RR              , 0x00004000    @; enable round robin cache replacement strategy
	.set	TVP_ENA_MASK            , 0x0000f387    @; masked to clear reserved

@; TCM region register
	.set	TVP_ENA_TCM             , 0x00000001    @; Enable I or D TCM