tc1_6.sym

arm的功能测试模块

00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
0000003d a __SP_L__
0000003e a __SP_H__
0000003f a __SREG__
00000054 T __ctors_end
00000054 T __ctors_start
00000054 T __dtors_end
00000054 T __dtors_start
00000054 W __init
00000060 T __do_copy_data
0000006c t .do_copy_data_loop
00000070 t .do_copy_data_start
00000076 T __do_clear_bss
0000007e t .do_clear_bss_loop
00000080 t .do_clear_bss_start
0000008a T __bad_interrupt
0000008a W __vector_1
0000008a W __vector_10
0000008a W __vector_11
0000008a W __vector_12
0000008a W __vector_13
0000008a W __vector_14
0000008a W __vector_15
0000008a W __vector_16
0000008a W __vector_17
0000008a W __vector_18
0000008a W __vector_19
0000008a W __vector_2
0000008a W __vector_20
0000008a W __vector_3
0000008a W __vector_4
0000008a W __vector_5
0000008a W __vector_8
0000008a W __vector_9
0000008e T init
000000d0 T __vector_6
0000016a T __vector_7
00000204 T main
00000236 T memcpy
0000023c t .memcpy_loop
00000240 t .memcpy_start
00000248 t .memcpy_end
00000248 A __data_load_start
00000248 T _etext
000002ca A __data_load_end
0000045f W __stack
00800060 D __data_start
00800060 D I_A
00800061 D I_B
00800062 D auc_SinParam
008000e2 B __bss_start
008000e2 D __data_end
008000e2 D _edata
008000e2 B i_a
008000e3 B i_b
008000e4 B ocr_rega
008000e6 B ocr_regb
008000e8 B __bss_end
008000e8 ? _end
00810000 ? __eeprom_end