tc1_1_0.sym

arm的功能测试模块

00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
0000003d a __SP_L__
0000003e a __SP_H__
0000003f a __SREG__
00000054 T __ctors_end
00000054 T __ctors_start
00000054 T __dtors_end
00000054 T __dtors_start
00000054 W __init
00000060 T __do_copy_data
0000006c t .do_copy_data_loop
00000070 t .do_copy_data_start
00000076 T __do_clear_bss
0000007e t .do_clear_bss_loop
00000080 t .do_clear_bss_start
0000008a T __bad_interrupt
0000008a W __vector_1
0000008a W __vector_10
0000008a W __vector_11
0000008a W __vector_12
0000008a W __vector_13
0000008a W __vector_14
0000008a W __vector_15
0000008a W __vector_16
0000008a W __vector_17
0000008a W __vector_18
0000008a W __vector_19
0000008a W __vector_2
0000008a W __vector_20
0000008a W __vector_3
0000008a W __vector_4
0000008a W __vector_6
0000008a W __vector_7
0000008a W __vector_8
0000008a W __vector_9
0000008e T USART_Init
000000b2 T USART_putchar
00000110 T USART_puts
0000016a T t2pwm2
0000018e T init_timer1
000001b2 T __vector_5
0000021a T main
0000026c T utoa
0000027c t divide_loop
0000028c t L_10
00000296 t terminate
000002a0 T strrev
000002a4 t .strrev_eos
000002ac t .strrev_loop
000002be t .strrev_done
000002c0 t .strrev_end
000002c0 T __udivmodhi4
000002c8 t __udivmodhi4_loop
000002d6 t __udivmodhi4_ep
000002e8 A __data_load_start
000002e8 T _etext
000002ee A __data_load_end
0000045f W __stack
00800060 D __data_start
00800060 D send_num
00800066 B __bss_start
00800066 D __data_end
00800066 D _edata
00800066 B temp2
00800068 B temp1
0080006a B num
0080006b B __bss_end
0080006b ? _end
00810000 ? __eeprom_end