tc0_3.sym

arm的功能测试模块

00000000 W __heap_end
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
0000003d a __SP_L__
0000003e a __SP_H__
0000003f a __SREG__
00000054 T __ctors_end
00000054 T __ctors_start
00000054 T __dtors_end
00000054 T __dtors_start
00000054 W __init
00000060 T __do_copy_data
0000006c t .do_copy_data_loop
00000070 t .do_copy_data_start
00000076 T __do_clear_bss
0000007e t .do_clear_bss_loop
00000080 t .do_clear_bss_start
0000008a T __bad_interrupt
0000008a W __vector_1
0000008a W __vector_10
0000008a W __vector_11
0000008a W __vector_12
0000008a W __vector_13
0000008a W __vector_14
0000008a W __vector_15
0000008a W __vector_16
0000008a W __vector_17
0000008a W __vector_18
0000008a W __vector_19
0000008a W __vector_2
0000008a W __vector_20
0000008a W __vector_3
0000008a W __vector_4
0000008a W __vector_5
0000008a W __vector_6
0000008a W __vector_7
0000008a W __vector_8
0000008e T b8td3
000000f4 T init_timer0
00000112 T __vector_9
000001ce T main
00000258 A __data_load_start
00000258 T _etext
00000262 A __data_load_end
0000045f W __stack
00800060 D __data_start
0080006a B __bss_start
0080006a D __data_end
0080006a D _edata
0080006a B i_g
0080006b B i_sh
0080006c B i_b
0080006d B temp
0080006e B num_g
0080006f B num_b
00800070 B num_sh
00800071 B __bss_end
00800071 ? _end
00810000 ? __eeprom_end