📄 datagenerate.rpt
字号:
Project Information f:\my production\home\usb2.0\cpld test\datagenerate.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 01/07/2004 11:02:23
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
Untitled
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
datagenerate
EPM7032SLC44-5 7 4 8 23 17 71 %
User Pins: 7 4 8
Project Information f:\my production\home\usb2.0\cpld test\datagenerate.rpt
** PROJECT COMPILATION MESSAGES **
Warning: GLOBAL primitive on node 'Clock' feeds logic -- non-global signal usage may result
Project Information f:\my production\home\usb2.0\cpld test\datagenerate.rpt
** AUTO GLOBAL SIGNALS **
INFO: Signal 'nLockInc' chosen for auto global Clock
INFO: Signal 'Clock' chosen for auto global Clock
INFO: Signal 'nReset' chosen for auto global Clear
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
***** Logic for device 'datagenerate' compiled without errors.
Device: EPM7032SLC44-5
Device Options:
Turbo Bit = ON
Security Bit = OFF
Enable JTAG Support = ON
User Code = ffff
R D n D D
E a L a a
S t D o n t t
E a M c R C a a
R B A k e l B B
V u i V I s G o G u u
E s n C n e N c N s s
D 7 g C c t D k D 3 4
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
#TDI | 7 39 | DataBus5
nFEmpty | 8 38 | #TDO
nFFull | 9 37 | DataBus6
GND | 10 36 | DataBus2
RESERVED | 11 35 | VCC
nDMAOE | 12 EPM7032SLC44-5 34 | DataBus0
#TMS | 13 33 | DataBus1
RESERVED | 14 32 | #TCK
VCC | 15 31 | nDMACS
DMADir | 16 30 | GND
RESERVED | 17 29 | RESERVED
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
R R R R G V n R R n R
E E E E N C D E E D E
S S S S D C M S S M S
E E E E A E E A E
R R R R R R R W R
V V V V D V V R V
E E E E E E E
D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 7/16( 43%) 8/16( 50%) 3/16( 18%) 13/36( 36%)
B: LC17 - LC32 16/16(100%) 12/16( 75%) 16/16(100%) 22/36( 61%)
Total dedicated input pins used: 3/4 ( 75%)
Total I/O pins used: 20/32 ( 62%)
Total logic cells used: 23/32 ( 71%)
Total shareable expanders used: 17/32 ( 53%)
Total Turbo logic cells used: 23/32 ( 71%)
Total shareable expanders not available (n/a): 2/32 ( 6%)
Average fan-in: 4.65
Total fan-in: 107
Total input pins required: 7
Total fast input logic cells required: 0
Total output pins required: 4
Total bidirectional pins required: 8
Total reserved pins required 4
Total logic cells required: 23
Total flipflops required: 18
Total product terms required: 68
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 16
Synthesized logic cells: 0/ 32 ( 0%)
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
43 - - INPUT G 0 0 0 0 0 10 0 Clock
34 23 B BIDIR 2 1 0 1 3 4 1 DataBus0
33 24 B BIDIR 3 2 0 1 5 3 1 DataBus1
36 22 B BIDIR 4 3 0 1 7 2 1 DataBus2
41 17 B BIDIR 6 5 1 1 9 1 1 DataBus3
40 18 B BIDIR 3 2 0 1 4 3 1 DataBus4
39 19 B BIDIR 4 3 0 1 6 2 1 DataBus5
37 21 B BIDIR 6 5 1 1 8 1 1 DataBus6
5 2 A BIDIR 3 1 0 1 4 1 0 DataBus7
16 (11) (A) INPUT 0 0 0 0 0 1 1 DMADir
4 (1) (A) INPUT 0 0 0 0 0 1 1 DMAing
8 (5) (A) INPUT 0 0 0 0 0 1 0 nFEmpty
9 (6) (A) INPUT 0 0 0 0 0 0 1 nFFull
2 - - INPUT G 0 0 0 0 0 0 0 nLockInc
1 - - INPUT G 0 0 0 0 0 0 0 nReset
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
34 23 B TRI/FF t 2 1 0 1 3 4 1 DataBus0
33 24 B TRI/FF t 3 2 0 1 5 3 1 DataBus1
36 22 B TRI/FF t 4 3 0 1 7 2 1 DataBus2
41 17 B TRI/FF t 6 5 1 1 9 1 1 DataBus3
40 18 B TRI/FF t 3 2 0 1 4 3 1 DataBus4
39 19 B TRI/FF t 4 3 0 1 6 2 1 DataBus5
37 21 B TRI/FF t 6 5 1 1 8 1 1 DataBus6
5 2 A TRI/FF t 3 1 0 1 4 1 0 DataBus7
31 26 B OUTPUT t 0 0 0 0 2 0 0 nDMACS
12 8 A FF + t ! 0 0 0 3 0 2 0 nDMAOE
24 32 B OUTPUT t 0 0 0 1 1 0 0 nDMARD
27 29 B OUTPUT t 0 0 0 1 1 0 0 nDMAWR
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** BURIED LOGIC **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
(4) 1 A DFFE + t 0 0 0 3 0 10 0 CanDMAWR
(29) 27 B DFFE + t 0 0 0 1 0 4 1 DataInc0
(28) 28 B DFFE + t 0 0 0 1 0 3 1 DataInc1
(26) 30 B DFFE + t 0 0 0 1 0 2 1 DataInc2
(25) 31 B DFFE + t 0 0 0 1 0 1 1 DataInc3
(9) 6 A DFFE + t 0 0 0 1 0 3 1 DataInc4
(7) 4 A DFFE + t 0 0 0 1 0 2 1 DataInc5
(8) 5 A DFFE + t 0 0 0 1 0 1 1 DataInc6
(6) 3 A DFFE + t 0 0 0 1 0 1 0 DataInc7
(32) 25 B SOFT t 4 4 0 0 8 3 1 :116
(38) 20 B SOFT t 4 4 0 0 7 1 0 :147
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'A':
Logic cells placed in LAB 'A'
+------------- LC1 CanDMAWR
| +----------- LC2 DataBus7
| | +--------- LC6 DataInc4
| | | +------- LC4 DataInc5
| | | | +----- LC5 DataInc6
| | | | | +--- LC3 DataInc7
| | | | | | +- LC8 nDMAOE
| | | | | | |
| | | | | | | Other LABs fed by signals
| | | | | | | that feed LAB 'A'
LC | | | | | | | | A B | Logic cells that feed LAB 'A':
LC1 -> - * - - - - - | * * | <-- CanDMAWR
LC2 -> - * - - - - - | * - | <-- DataBus7
LC3 -> - * - - - - - | * - | <-- DataInc7
Pin
43 -> - * - - - - - | * * | <-- Clock
40 -> - - * - - - - | * - | <-- DataBus4
39 -> - - - * - - - | * - | <-- DataBus5
37 -> - - - - * - - | * - | <-- DataBus6
5 -> - - - - - * - | * - | <-- DataBus7
16 -> * - - - - - * | * - | <-- DMADir
4 -> * - - - - - * | * - | <-- DMAing
8 -> - - - - - - * | * - | <-- nFEmpty
9 -> * - - - - - - | * - | <-- nFFull
2 -> - - - - - - - | - - | <-- nLockInc
1 -> - - - - - - - | - - | <-- nReset
LC20 -> - * - - - - - | * - | <-- :147
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
Device-Specific Information:f:\my production\home\usb2.0\cpld test\datagenerate.rpt
datagenerate
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'B':
Logic cells placed in LAB 'B'
+------------------------------- LC23 DataBus0
| +----------------------------- LC24 DataBus1
| | +--------------------------- LC22 DataBus2
| | | +------------------------- LC17 DataBus3
| | | | +----------------------- LC18 DataBus4
| | | | | +--------------------- LC19 DataBus5
| | | | | | +------------------- LC21 DataBus6
| | | | | | | +----------------- LC27 DataInc0
| | | | | | | | +--------------- LC28 DataInc1
| | | | | | | | | +------------- LC30 DataInc2
| | | | | | | | | | +----------- LC31 DataInc3
| | | | | | | | | | | +--------- LC26 nDMACS
| | | | | | | | | | | | +------- LC32 nDMARD
| | | | | | | | | | | | | +----- LC29 nDMAWR
| | | | | | | | | | | | | | +--- LC25 :116
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -