main.sym

基于AVRGCC的时钟DS1302的完整应用源代码

00000000 W __heap_end
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
00000070 T __ctors_end
00000070 T __ctors_start
00000070 T __dtors_end
00000070 T __dtors_start
00000070 W __init
0000007c T __do_copy_data
00000088 t .do_copy_data_loop
0000008c t .do_copy_data_start
00000092 T __do_clear_bss
0000009a t .do_clear_bss_loop
0000009c t .do_clear_bss_start
000000a6 T __bad_interrupt
000000a6 W __vector_1
000000a6 W __vector_10
000000a6 W __vector_11
000000a6 W __vector_12
000000a6 W __vector_13
000000a6 W __vector_14
000000a6 W __vector_15
000000a6 W __vector_16
000000a6 W __vector_17
000000a6 W __vector_18
000000a6 W __vector_19
000000a6 W __vector_2
000000a6 W __vector_20
000000a6 W __vector_21
000000a6 W __vector_22
000000a6 W __vector_24
000000a6 W __vector_25
000000a6 W __vector_26
000000a6 W __vector_27
000000a6 W __vector_3
000000a6 W __vector_4
000000a6 W __vector_5
000000a6 W __vector_6
000000a6 W __vector_7
000000a6 W __vector_8
000000a6 W __vector_9
000000aa T main
00000156 T bcd2bin
00000156 t Letext
0000019a T bin2bcd
000001c8 T DS1302_Init
000001c8 t Letext
000001d0 T _DS1302_RD_Byte
000001fc T _DS1302_WR_Byte
0000021e T DS1302_Read
00000236 T DS1302_Write
00000254 T DS1302_Get_Time
0000029e T DS1302_Set_Time
000002f4 T DS1302_Get_Date
00000356 T DS1302_Set_Date
000003c8 T __vector_23
000003c8 t Letext
0000041a T uart_putchar
0000045c T InitIO
00000488 T fdevopen
00000488 t Letext
000004ff W __stack
00000514 t Letext
00000514 T printf
0000053e t Letext
0000053e T vfprintf
00000aa8 T calloc
00000aa8 t Letext
00000ae0 T fputc
00000ae0 t Letext
00000b46 t Letext
00000b46 T malloc
00000c96 T free
00000d5c t Letext
00000d5c T memset
00000d60 t .memset_loop
00000d62 t .memset_start
00000d6a t .memset_end
00000d6a T strnlen
00000d6c t .strnlen_loop
00000d80 t .strnlen_end
00000d80 T __udivmodsi4
00000d8c t __udivmodsi4_loop
00000da6 t __udivmodsi4_ep
00000dc4 A __data_load_start
00000dc4 T _etext
00000dfe A __data_load_end
00800100 D __data_start
00800133 D __malloc_margin
00800135 D __malloc_heap_start
00800137 D __malloc_heap_end
0080013a B __bss_start
0080013a D __data_end
0080013a D _edata
0080013a b brkval
0080013c b flp
0080013e B UART0
008001a5 B __iob
008001ab B __bss_end
008001ab ? __heap_start
008001ab ? _end
00810000 ? __eeprom_end