trywb3.pl

来自「自动生成VERILOG 工具」· PL 代码 · 共 34 行

use Perlilog;
init;

$top = template->new(name => 'top',
		      tfile => 'top.pt');

$test = template->new(name => 'test',
		      tfile => 'wb_master.pt',
		      parent => $top);

$rom1 = template->new(name => 'rom1',
		      tfile => 'simple_rom.pt',
		      parent => $top);

$rom1->getport('wbport')->const('wb_adr_bits', 2);
$rom1->getport('wbport')->const('wb_adr_select', 0);

$rom2 = template->new(name => 'rom2',
		      tfile => 'fake_rom2.pt',
		      parent => $top);

$rom2->getport('fakeport')->const('wb_adr_bits', 2);
$rom2->getport('fakeport')->const('wb_adr_select', 1);


interface($rom1->getport('wbport'), $rom2->getport('fakeport'),
	  $test->getport('wbport'), $top->getport('clkrst'));

execute;

silos->new(name => 'silos_configfile_creator')->makesilosfile;