📄 disp_b3.h
字号:
5, Y_INC, TC_ADDR_PORT_95, 0x43,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x44,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x45,0x01,
5, Y_INC, TC_ADDR_PORT_95, 0x46,0x8C,
// 5, Y_INC, TC_ADDR_PORT_95, 0x40,0x0c, // POL TCON6
// 5, Y_INC, TC_ADDR_PORT_95, 0x41,0x40,
// 5, Y_INC, TC_ADDR_PORT_95, 0x42,0x0E,
// 5, Y_INC, TC_ADDR_PORT_95, 0x43,0x00,
// 5, Y_INC, TC_ADDR_PORT_95, 0x44,0x00,
// 5, Y_INC, TC_ADDR_PORT_95, 0x45,0x01,
// 5, Y_INC, TC_ADDR_PORT_95, 0x46,0x88,
5, Y_INC, TC_ADDR_PORT_95, 0x08,0x0c, // BXDIO TCON0
5, Y_INC, TC_ADDR_PORT_95, 0x09,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x0A,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x0B,0x9f,
5, Y_INC, TC_ADDR_PORT_95, 0x0C,0x22,
5, Y_INC, TC_ADDR_PORT_95, 0x0D,0xa9,
5, Y_INC, TC_ADDR_PORT_95, 0x0E,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x30,0x0c, // YCLK TCON5
5, Y_INC, TC_ADDR_PORT_95, 0x31,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x32,0X0c,
5, Y_INC, TC_ADDR_PORT_95, 0x33,0xF4,
5, Y_INC, TC_ADDR_PORT_95, 0x34,0x21,
5, Y_INC, TC_ADDR_PORT_95, 0x35,0x94,
5, Y_INC, TC_ADDR_PORT_95, 0x36,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x58,0x0c, // YDIO TCON10
5, Y_INC, TC_ADDR_PORT_95, 0x59,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x5a,0x0e,
5, Y_INC, TC_ADDR_PORT_95, 0x5b,0xd0,
5, Y_INC, TC_ADDR_PORT_95, 0x5c,0x33,
5, Y_INC, TC_ADDR_PORT_95, 0x5d,0xd7,
5, Y_INC, TC_ADDR_PORT_95, 0x5e,0x88,
5, Y_INC, TC_ADDR_PORT_95, 0x60,0x0c, // YOE TCON11
5, Y_INC, TC_ADDR_PORT_95, 0x61,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x62,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x63,0x94,
5, Y_INC, TC_ADDR_PORT_95, 0x64,0x52,
5, Y_INC, TC_ADDR_PORT_95, 0x65,0x14,
5, Y_INC, TC_ADDR_PORT_95, 0x66,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x60,0x0c, // YOE TCON11
5, Y_INC, TC_ADDR_PORT_95, 0x61,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x62,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x63,0x94,
5, Y_INC, TC_ADDR_PORT_95, 0x64,0x52,
5, Y_INC, TC_ADDR_PORT_95, 0x65,0x14,
5, Y_INC, TC_ADDR_PORT_95, 0x66,0xc0,
*/
/*
5, Y_INC, TC_ADDR_PORT_95, 0x10,0x0c, // FXDIO TCON1
5, Y_INC, TC_ADDR_PORT_95, 0x11,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x12,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x13,0xa0,
5, Y_INC, TC_ADDR_PORT_95, 0x14,0x22,
5, Y_INC, TC_ADDR_PORT_95, 0x15,0xa1,
5, Y_INC, TC_ADDR_PORT_95, 0x16,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x18,0x0c, // XSTB TCON2
5, Y_INC, TC_ADDR_PORT_95, 0x19,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x1A,0X0c,
5, Y_INC, TC_ADDR_PORT_95, 0x1B,0x35,
5, Y_INC, TC_ADDR_PORT_95, 0x1C,0x22,
5, Y_INC, TC_ADDR_PORT_95, 0x1D,0xac,
5, Y_INC, TC_ADDR_PORT_95, 0x1E,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x20,0x0c, // YOE TCON3
5, Y_INC, TC_ADDR_PORT_95, 0x21,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x22,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x23,0x94,
5, Y_INC, TC_ADDR_PORT_95, 0x24,0x52,
5, Y_INC, TC_ADDR_PORT_95, 0x25,0x14,
5, Y_INC, TC_ADDR_PORT_95, 0x26,0xc0,
5, Y_INC, TC_ADDR_PORT_95, 0x28,0x0c, // BXDIO TCON4
5, Y_INC, TC_ADDR_PORT_95, 0x29,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x2A,0x0c,
5, Y_INC, TC_ADDR_PORT_95, 0x2B,0x9f,
5, Y_INC, TC_ADDR_PORT_95, 0x2C,0x22,
5, Y_INC, TC_ADDR_PORT_95, 0x2D,0xa9,
5, Y_INC, TC_ADDR_PORT_95, 0x2E,0x80,
5, Y_INC, TC_ADDR_PORT_95, 0x50,0x0c, // YDIO TCON9
5, Y_INC, TC_ADDR_PORT_95, 0x51,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x52,0x0e,
5, Y_INC, TC_ADDR_PORT_95, 0x53,0xd0,
5, Y_INC, TC_ADDR_PORT_95, 0x54,0x33,
5, Y_INC, TC_ADDR_PORT_95, 0x55,0xd7,
5, Y_INC, TC_ADDR_PORT_95, 0x56,0x88,
5, Y_INC, TC_ADDR_PORT_95, 0x30,0x0c, // YCLK TCON5
5, Y_INC, TC_ADDR_PORT_95, 0x31,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x32,0X0c,
5, Y_INC, TC_ADDR_PORT_95, 0x33,0xF4,
5, Y_INC, TC_ADDR_PORT_95, 0x34,0x21,
5, Y_INC, TC_ADDR_PORT_95, 0x35,0x94,
5, Y_INC, TC_ADDR_PORT_95, 0x36,0x80,
#if(ANTI_FLICKER)
5, Y_INC, TC_ADDR_PORT_95, 0x38,0x0c, // POL TCON6
5, Y_INC, TC_ADDR_PORT_95, 0x39,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x3a,0x0E,
5, Y_INC, TC_ADDR_PORT_95, 0x3b,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x3c,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x3d,0x01,
5, Y_INC, TC_ADDR_PORT_95, 0x3e,0x88,
5, Y_INC, TC_ADDR_PORT_95, 0x40,0x0c, // POL TCON7
5, Y_INC, TC_ADDR_PORT_95, 0x41,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x42,0x0D,
5, Y_INC, TC_ADDR_PORT_95, 0x43,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x44,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x45,0x01,
5, Y_INC, TC_ADDR_PORT_95, 0x46,0x8C,
#else
5, Y_INC, TC_ADDR_PORT_95, 0x40,0x0c, // POL TCON7
5, Y_INC, TC_ADDR_PORT_95, 0x41,0x40,
5, Y_INC, TC_ADDR_PORT_95, 0x42,0x0D,
5, Y_INC, TC_ADDR_PORT_95, 0x43,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x44,0x00,
5, Y_INC, TC_ADDR_PORT_95, 0x45,0x01,
5, Y_INC, TC_ADDR_PORT_95, 0x46,0x88,
#endif
*/
//---------------------------------------------------------------
// For RSDS TCON END
//---------------------------------------------------------------
7, Y_INC, PLL_DIV_CTRL0_C8, 0x04,0x00,0x20,0x18,
8, Y_INC, DPLL_CTRL_D0, 0x10,0xa2,0x52,0x2f,0x06, // DCLK=100MHz
13, Y_INC, PLL1_CTRL_D6, 0xf2,0x11,0x00,0x7f,0x30,0x0a,0x04,0x3f,0xff,0x81,
//4, N_INC, ADC_CTRL_E6, 0xb0,
4, N_INC, ADC_CTRL_E6, 0x40,
4, N_INC, DV_BKGD_STA_31, 0x60,
3, ADC_FRAME_MODULE_EB, 0x06,
9, Y_INC, TMDS_OUTPUT_ENA_A0, 0x0f, 0xef,0x8b,0x26,0x35,0x2f,
0
};
unsigned char code RTD_DDC_TABLE[] =
{
5, Y_INC, DDC_ENABLE_FC, 0x00,0x00, // Disable the DDC channel of VGA
131, N_INC, DDC_ACCESS_P_FE, 0x00,0xff,0xff,0xff,0xff,0xff,0xff,0x00,
0x4a,0x8b,0x00,0x00,0x01,0x01,0x01,0x01,
0x1e,0x0c,0x01,0x01,0x0e,0x24,0x1b,0x78,
0xe8,0x8a,0x01,0x9a,0x58,0x52,0x8b,0x28,
0x1e,0x50,0x54,0xff,0xff,0x80,0x61,0x40,
0x61,0x4f,0x61,0x59,0x71,0x4f,0x81,0x40,
0x81,0x59,0x81,0x99,0xa9,0x40,0x00,0x00,
0x00,0xfc,0x00,0x31,0x37,0x27,0x27,0x20,
0x4c,0x43,0x44,0x0a,0x20,0x20,0x20,0x20,
0x00,0x00,0x00,0xfc,0x00,0x4d,0x6f,0x6e,
0x69,0x74,0x6f,0x72,0x0a,0x20,0x20,0x20,
0x20,0x20,0x00,0x00,0x00,0xfd,0x00,0x2b,
0x55,0x14,0x5c,0x0e,0x00,0x0a,0x20,0x20,
0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xff,
0x00,0x30,0x30,0x30,0x30,0x30,0x31,0x0a,
0x20,0x20,0x20,0x20,0x20,0x20,0x00,0xbd,
4, N_INC, DDC_ENABLE_FC, 0x05, // Enable the DDC channel of VGA
#if(TMDS_ENABLE)
5, Y_INC, DDC_ENABLE_BC, 0x00,0x00, // Disable the DDC channel of DVI
131, N_INC, DDC_ACCESS_PORT_BE, 0x00,0xff,0xff,0xff,0xff,0xff,0xff,0x00,
0x26,0xCD,0x68,0x46,0x00,0x00,0x00,0x00,
0x23,0x0c,0x01,0x03,0x81,0x24,0x1D,0x78,
0xeF,0x0D,0xC2,0xa0,0x57,0x47,0x98,0x27,
0x12,0x48,0x4F,0xBF,0xEF,0x00,0x81,0x80,
0x81,0x8F,0x61,0x40,0x61,0x59,0x45,0x40,
0x45,0x59,0x31,0x40,0x31,0x59,0xBC,0x34,
0x00,0x98,0x51,0x00,0x2A,0x40,0x10,0x90,
0x13,0x00,0x68,0x22,0x11,0x00,0x00,0x1e,
0x00,0x00,0x00,0xFF,0x00,0x30,0x0A,0x20,
0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,
0x20,0x20,0x00,0x00,0x00,0xFC,0x00,0x41,
0x53,0x34,0x36,0x33,0x37,0x20,0x20,0x20,
0x20,0x20,0x20,0x20,0x00,0x00,0x00,0xFD,
0x00,0x38,0x55,0x18,0x50,0x0E,0x00,0x0A,
0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x06,
4, N_INC, DDC_ENABLE_BC, 0x05, // Enable the DDC channel of DVI
#endif
0
};
unsigned char code RTD_IO_INI[] =
{
4, N_INC, TC_ADDR_PORT_95, 0x00,
7, N_INC, TC_DATA_PORT_96, 0x00,0x10,0x11,0x08,
#if((OUTPUT_BUS == LVDS_TYPE) || (OUTPUT_BUS == TTL_TYPE))
#if(LVDS_MAP1 == LVDS_MAP)
8, Y_INC, LVDS_CTRL0_C0, 0x00,0xa3,0x22,0x80,0x80,
#else
8, Y_INC, LVDS_CTRL0_C0, 0x00,0xa3,0x23,0x80,0x80,
#endif
#else
5, Y_INC, 0x57,0xa0,0x04,
4, N_INC, TC_ADDR_PORT_95, 0x00,
//7, N_INC, TC_DATA_PORT_96, 0xa2,0x60,0x63,0x9a, //enable global tcon
7, N_INC, TC_DATA_PORT_96, 0xa2,0x40,0x43,0x89, //enable global tcon
4, N_INC, TC_ADDR_PORT_95, 0x00,
4, N_INC, TC_DATA_PORT_96, 0xc2,
//#if(ANTI_FLICKER)
// 5, Y_INC, ANTI_FLICKER_TH1_5B,0x08,0xa5,
5, Y_INC, 0x5B,0x08,0xa5,
//#endif
#endif
0
};
// Be Careful !!
// Display window setting in FreeV[] MUST follow the definition of
// 1. DISP_WID and DISP_LEN
// 2. DH_ACT_STA_POS and DH_ACT_END_POS
// 3. DV_ACT_STA_POS and DV_ACT_END_POS
// 4. Background window must be the same as active window.
unsigned char code FreeV[] =
{
#if (SPREAD_SPECTRUM)
4, N_INC, DPLL_CTRL_D0, 0x09, // Enable DCLK
#else
4, N_INC, DPLL_CTRL_D0, 0x11, // Enable DCLK
#endif
27, Y_INC, VDIS_CTRL_20, 0x20 | DISP_BIT | DISPLAY_PORT, // Disable display timing
DISP_INV,
(STD_DH_TOTAL & 0xff), (STD_DH_TOTAL >> 8), // DH_TOTAL
STD_HSYNC_WIDTH, // DH_HS_END
(DH_ACT_STA_POS & 0xff), (DH_ACT_STA_POS >> 8), // DH_BKGD_STA
(DH_ACT_STA_POS & 0xff), (DH_ACT_STA_POS >> 8), // DH_ACT_STA
(DH_ACT_END_POS & 0xff), (DH_ACT_END_POS >> 8), // DH_ACT_END
(DH_ACT_END_POS & 0xff), (DH_ACT_END_POS >> 8), // DH_BKGD_END
(STD_DV_TOTAL & 0xff), (STD_DV_TOTAL >> 8), // DV_TOTAL
STD_VSYNC_LENGTH, // DV_VS_END
(DV_ACT_STA_POS & 0xff), (DV_ACT_STA_POS >> 8) | AUTO_SWITCH, // DV_BKGD_STA
(DV_ACT_STA_POS & 0xff), (DV_ACT_STA_POS >> 8), // DV_ACT_STA
(DV_ACT_END_POS & 0xff), (DV_ACT_END_POS >> 8), // DV_ACT_END
(DV_ACT_END_POS & 0xff), (DV_ACT_END_POS >> 8), // DV_BKGD_END
4, N_INC, VDIS_CTRL_20, 0x23 | DISP_BIT | DISPLAY_PORT, // Enable free-run background
// Force display timing start
6, Y_INC, YUV2RGB_39, 0x00, 0x20 | DCLK_DELAY, 0x04 | DCLK_INV,
4, N_INC, DIS_TIMING0_3A, 0x00 | DCLK_DELAY,
4, N_INC, INT_FLD_DETECT_14, 0x00,
5, Y_INC, IVS_DELAY_8C, 0x00, 0x00,
4, N_INC, SCALE_CTRL_15, 0x00,
4, N_INC, FILTER_CTRL0_1B, 0xc4,
0
};
unsigned char code OSD_PWUP_INI[] =
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -