v3k_fram_watch_sdcc.cdb

这是ramtron公司的铁电单片机的开发程序

M:V3K_FRAM_Watch_SDCC
F:G$main$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$main$0$0({2}DF,SV:S),C,0,0,0,0,0
S:G$framptr$0$0({2}DX,SC:U),E,0,0
S:Lmain$count$1$1({2}SI:S),G,0,0
S:Lmain$cptr$1$1({2}SI:S),G,0,0
S:Lmain$framread$1$1({1}SC:S),G,0,0
S:G$frambase$0$0({1}SC:U),F,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$P0$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$DPL0$0$0({1}SC:U),I,0,0
S:G$DPH0$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$INTEN1$0$0({1}SC:U),I,0,0
S:G$T0T1CFG$0$0({1}SC:U),I,0,0
S:G$TL0$0$0({1}SC:U),I,0,0
S:G$TH0$0$0({1}SC:U),I,0,0
S:G$TL1$0$0({1}SC:U),I,0,0
S:G$TH1$0$0({1}SC:U),I,0,0
S:G$TL2$0$0({1}SC:U),I,0,0
S:G$TH2$0$0({1}SC:U),I,0,0
S:G$P1$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$RCAP0L$0$0({1}SC:U),I,0,0
S:G$RCAP0H$0$0({1}SC:U),I,0,0
S:G$RCAP1L$0$0({1}SC:U),I,0,0
S:G$RCAP1H$0$0({1}SC:U),I,0,0
S:G$RCAP2L$0$0({1}SC:U),I,0,0
S:G$RCAP2H$0$0({1}SC:U),I,0,0
S:G$P5$0$0({1}SC:U),I,0,0
S:G$T0T1CLKCFG$0$0({1}SC:U),I,0,0
S:G$T0CON$0$0({1}SC:U),I,0,0
S:G$T1CON$0$0({1}SC:U),I,0,0
S:G$T2CON$0$0({1}SC:U),I,0,0
S:G$T2CLKCFG$0$0({1}SC:U),I,0,0
S:G$P2$0$0({1}SC:U),I,0,0
S:G$INTEN2$0$0({1}SC:U),I,0,0
S:G$P3$0$0({1}SC:U),I,0,0
S:G$IPINFLAG1$0$0({1}SC:U),I,0,0
S:G$PORTCHG$0$0({1}SC:U),I,0,0
S:G$P4$0$0({1}SC:U),I,0,0
S:G$P6$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$IPININV1$0$0({1}SC:U),I,0,0
S:G$IPININV2$0$0({1}SC:U),I,0,0
S:G$IPINFLAG2$0$0({1}SC:U),I,0,0
S:G$XMEMCTRL$0$0({1}SC:U),I,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$DEVIOMAP$0$0({1}SC:U),I,0,0
S:G$INTPRI1$0$0({1}SC:U),I,0,0
S:G$INTPRI2$0$0({1}SC:U),I,0,0
S:G$INTSRC1$0$0({1}SC:U),I,0,0
S:G$INTSRC2$0$0({1}SC:U),I,0,0
S:G$IPINSENS1$0$0({1}SC:U),I,0,0
S:G$IPINSENS2$0$0({1}SC:U),I,0,0
S:G$GENINTEN$0$0({1}SC:U),I,0,0
S:G$FPICONFIG$0$0({1}SC:U),I,0,0
S:G$FPIADDRL$0$0({1}SC:U),I,0,0
S:G$FPIADDRH$0$0({1}SC:U),I,0,0
S:G$FPIDATAL$0$0({1}SC:U),I,0,0
S:G$FPIDATAH$0$0({1}SC:U),I,0,0
S:G$FPICLKSPD$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$MPAGE$0$0({1}SC:U),I,0,0
S:G$DEVCLKCFG1$0$0({1}SC:U),I,0,0
S:G$DEVCLKCFG2$0$0({1}SC:U),I,0,0
S:G$PERIPHEN1$0$0({1}SC:U),I,0,0
S:G$PERIPHEN2$0$0({1}SC:U),I,0,0
S:G$DEVMEMCFG$0$0({1}SC:U),I,0,0
S:G$PORTINEN$0$0({1}SC:U),I,0,0
S:G$USERFLAGS$0$0({1}SC:U),I,0,0
S:G$P0PINCFG$0$0({1}SC:U),I,0,0
S:G$P1PINCFG$0$0({1}SC:U),I,0,0
S:G$P2PINCFG$0$0({1}SC:U),I,0,0
S:G$P3PINCFG$0$0({1}SC:U),I,0,0
S:G$P4PINCFG$0$0({1}SC:U),I,0,0
S:G$P5PINCFG$0$0({1}SC:U),I,0,0
S:G$P6PINCFG$0$0({1}SC:U),I,0,0
S:G$PWC0CFG$0$0({1}SC:U),I,0,0
S:G$PWC1CFG$0$0({1}SC:U),I,0,0
S:G$UART0INT$0$0({1}SC:U),I,0,0
S:G$UART0CFG$0$0({1}SC:U),I,0,0
S:G$UART0BUF$0$0({1}SC:U),I,0,0
S:G$UART0BRL$0$0({1}SC:U),I,0,0
S:G$UART0BRH$0$0({1}SC:U),I,0,0
S:G$UART0EXT$0$0({1}SC:U),I,0,0
S:G$PWMCFG$0$0({1}SC:U),I,0,0
S:G$PWMEN$0$0({1}SC:U),I,0,0
S:G$PWMLDPOL$0$0({1}SC:U),I,0,0
S:G$PWMDATA$0$0({1}SC:U),I,0,0
S:G$PWMTMREN$0$0({1}SC:U),I,0,0
S:G$PWMTMRF$0$0({1}SC:U),I,0,0
S:G$PWMCLKCFG$0$0({1}SC:U),I,0,0
S:G$UART1INT$0$0({1}SC:U),I,0,0
S:G$UART1CFG$0$0({1}SC:U),I,0,0
S:G$UART1BUF$0$0({1}SC:U),I,0,0
S:G$UART1BRL$0$0({1}SC:U),I,0,0
S:G$UART1BRH$0$0({1}SC:U),I,0,0
S:G$UART1EXT$0$0({1}SC:U),I,0,0
S:G$SPICTRL$0$0({1}SC:U),I,0,0
S:G$SPICONFIG$0$0({1}SC:U),I,0,0
S:G$SPISIZE$0$0({1}SC:U),I,0,0
S:G$SPIRXTX0$0$0({1}SC:U),I,0,0
S:G$SPIRXTX1$0$0({1}SC:U),I,0,0
S:G$SPIRXTX2$0$0({1}SC:U),I,0,0
S:G$SPIRXTX3$0$0({1}SC:U),I,0,0
S:G$SPISTATUS$0$0({1}SC:U),I,0,0
S:G$I2CCONFIG$0$0({1}SC:U),I,0,0
S:G$I2CTIMING$0$0({1}SC:U),I,0,0
S:G$I2CIDCFG$0$0({1}SC:U),I,0,0
S:G$I2CSTATUS$0$0({1}SC:U),I,0,0
S:G$I2CRXTX$0$0({1}SC:U),I,0,0
S:G$FRAMCFG1$0$0({1}SC:U),I,0,0
S:G$FRAMCFG2$0$0({1}SC:U),I,0,0
S:G$AUA0$0$0({1}SC:U),I,0,0
S:G$AUA1$0$0({1}SC:U),I,0,0
S:G$AUC0$0$0({1}SC:U),I,0,0
S:G$AUC1$0$0({1}SC:U),I,0,0
S:G$AUC2$0$0({1}SC:U),I,0,0
S:G$AUC3$0$0({1}SC:U),I,0,0
S:G$AUB0DIV$0$0({1}SC:U),I,0,0
S:G$AUB0$0$0({1}SC:U),I,0,0
S:G$AUB1$0$0({1}SC:U),I,0,0
S:G$AURES0$0$0({1}SC:U),I,0,0
S:G$AURES1$0$0({1}SC:U),I,0,0
S:G$AURES2$0$0({1}SC:U),I,0,0
S:G$AURES3$0$0({1}SC:U),I,0,0
S:G$AUSHIFTCFG$0$0({1}SC:U),I,0,0
S:G$AUCONFIG1$0$0({1}SC:U),I,0,0
S:G$AUCONFIG2$0$0({1}SC:U),I,0,0
S:G$AUPREV0$0$0({1}SC:U),I,0,0
S:G$AUPREV1$0$0({1}SC:U),I,0,0
S:G$AUPREV2$0$0({1}SC:U),I,0,0
S:G$AUPREV3$0$0({1}SC:U),I,0,0
S:G$main$0$0({2}DF,SV:S),C,0,0
L:G$P0$0$0:80
L:G$SP$0$0:81
L:G$DPL0$0$0:82
L:G$DPH0$0$0:83
L:G$DPL1$0$0:84
L:G$DPH1$0$0:85
L:G$DPS$0$0:86
L:G$PCON$0$0:87
L:G$INTEN1$0$0:88
L:G$T0T1CFG$0$0:89
L:G$TL0$0$0:8A
L:G$TH0$0$0:8B
L:G$TL1$0$0:8C
L:G$TH1$0$0:8D
L:G$TL2$0$0:8E
L:G$TH2$0$0:8F
L:G$P1$0$0:90
L:G$WDTCFG$0$0:91
L:G$RCAP0L$0$0:92
L:G$RCAP0H$0$0:93
L:G$RCAP1L$0$0:94
L:G$RCAP1H$0$0:95
L:G$RCAP2L$0$0:96
L:G$RCAP2H$0$0:97
L:G$P5$0$0:98
L:G$T0T1CLKCFG$0$0:99
L:G$T0CON$0$0:9A
L:G$T1CON$0$0:9B
L:G$T2CON$0$0:9C
L:G$T2CLKCFG$0$0:9D
L:G$PWC0CFG$0$0:9E
L:G$PWC1CFG$0$0:9F
L:G$P2$0$0:A0
L:G$UART0INT$0$0:A1
L:G$AUA0$0$0:A2
L:G$UART0CFG$0$0:A2
L:G$AUA1$0$0:A3
L:G$UART0BUF$0$0:A3
L:G$AUC0$0$0:A4
L:G$UART0BRL$0$0:A4
L:G$AUC1$0$0:A5
L:G$UART0BRH$0$0:A5
L:G$AUC2$0$0:A6
L:G$UART0EXT$0$0:A6
L:G$AUC3$0$0:A7
L:G$INTEN2$0$0:A8
L:G$PWMCFG$0$0:A9
L:G$PWMEN$0$0:AA
L:G$PWMLDPOL$0$0:AB
L:G$PWMDATA$0$0:AC
L:G$PWMTMREN$0$0:AD
L:G$PWMTMRF$0$0:AE
L:G$PWMCLKCFG$0$0:AF
L:G$P3$0$0:B0
L:G$UART1INT$0$0:B0
L:G$AUB0DIV$0$0:B1
L:G$UART1CFG$0$0:B1
L:G$AUB0$0$0:B2
L:G$UART1BUF$0$0:B2
L:G$AUB1$0$0:B3
L:G$UART1BRL$0$0:B3
L:G$AURES0$0$0:B4
L:G$UART1BRH$0$0:B4
L:G$AURES1$0$0:B5
L:G$UART1EXT$0$0:B5
L:G$AURES2$0$0:B6
L:G$AURES3$0$0:B7
L:G$IPINFLAG1$0$0:B8
L:G$PORTCHG$0$0:B9
L:G$P4$0$0:C0
L:G$AUSHIFTCFG$0$0:C1
L:G$SPICTRL$0$0:C1
L:G$AUCONFIG1$0$0:C2
L:G$SPICONFIG$0$0:C2
L:G$AUCONFIG2$0$0:C3
L:G$SPISIZE$0$0:C3
L:G$AUPREV0$0$0:C4
L:G$SPIRXTX0$0$0:C4
L:G$AUPREV1$0$0:C5
L:G$SPIRXTX1$0$0:C5
L:G$AUPREV2$0$0:C6
L:G$SPIRXTX2$0$0:C6
L:G$AUPREV3$0$0:C7
L:G$SPIRXTX3$0$0:C7
L:G$P6$0$0:C8
L:G$SPISTATUS$0$0:C9
L:G$PSW$0$0:D0
L:G$I2CCONFIG$0$0:D1
L:G$I2CTIMING$0$0:D2
L:G$I2CIDCFG$0$0:D3
L:G$I2CSTATUS$0$0:D4
L:G$I2CRXTX$0$0:D5
L:G$IPININV1$0$0:D6
L:G$IPININV2$0$0:D7
L:G$IPINFLAG2$0$0:D8
L:G$XMEMCTRL$0$0:D9
L:G$FRAMCFG1$0$0:DC
L:G$FRAMCFG2$0$0:DD
L:G$ACC$0$0:E0
L:G$DEVIOMAP$0$0:E1
L:G$INTPRI1$0$0:E2
L:G$INTPRI2$0$0:E3
L:G$INTSRC1$0$0:E4
L:G$INTSRC2$0$0:E5
L:G$IPINSENS1$0$0:E6
L:G$IPINSENS2$0$0:E7
L:G$GENINTEN$0$0:E8
L:G$FPICONFIG$0$0:E9
L:G$FPIADDRL$0$0:EA
L:G$FPIADDRH$0$0:EB
L:G$FPIDATAL$0$0:EC
L:G$FPIDATAH$0$0:ED
L:G$FPICLKSPD$0$0:EE
L:G$B$0$0:F0
L:G$MPAGE$0$0:F1
L:G$_XPAGE$0$0:F1
L:G$DEVCLKCFG1$0$0:F2
L:G$DEVCLKCFG2$0$0:F3
L:G$PERIPHEN1$0$0:F4
L:G$PERIPHEN2$0$0:F5
L:G$DEVMEMCFG$0$0:F6
L:G$PORTINEN$0$0:F7
L:G$USERFLAGS$0$0:F8
L:G$P0PINCFG$0$0:F9
L:G$P1PINCFG$0$0:FA
L:G$P2PINCFG$0$0:FB
L:G$P3PINCFG$0$0:FC
L:G$P4PINCFG$0$0:FD
L:G$P5PINCFG$0$0:FE
L:G$P6PINCFG$0$0:FF
L:G$frambase$0$0:8000
L:G$framptr$0$0:8
L:Lmain$count$1$1:A
L:Lmain$cptr$1$1:C
L:Lmain$framread$1$1:E
L:A$V3K_FRAM_Watch_SDCC$479:0
L:A$V3K_FRAM_Watch_SDCC$511:3
L:A$V3K_FRAM_Watch_SDCC$513:6
L:A$V3K_FRAM_Watch_SDCC$539:8
L:C$V3K_FRAM_Watch_SDCC.c$37$0$0:8
L:C$V3K_FRAM_Watch_SDCC.c$38$1$0:8
L:G$main$0$0:8
L:A$V3K_FRAM_Watch_SDCC$540:A
L:A$V3K_FRAM_Watch_SDCC$541:B
L:A$V3K_FRAM_Watch_SDCC$542:C
L:A$V3K_FRAM_Watch_SDCC$543:D
L:A$V3K_FRAM_Watch_SDCC$547:E
L:C$V3K_FRAM_Watch_SDCC.c$39$1$0:E
L:A$V3K_FRAM_Watch_SDCC$548:10
L:A$V3K_FRAM_Watch_SDCC$549:11
L:A$V3K_FRAM_Watch_SDCC$550:12
L:A$V3K_FRAM_Watch_SDCC$551:13
L:A$V3K_FRAM_Watch_SDCC$555:14
L:C$V3K_FRAM_Watch_SDCC.c$40$1$0:14
L:A$V3K_FRAM_Watch_SDCC$556:16
L:A$V3K_FRAM_Watch_SDCC$560:18
L:C$V3K_FRAM_Watch_SDCC.c$42$1$1:18
L:A$V3K_FRAM_Watch_SDCC$565:1B
L:C$V3K_FRAM_Watch_SDCC.c$43$1$1:1B
L:A$V3K_FRAM_Watch_SDCC$566:1E
L:A$V3K_FRAM_Watch_SDCC$567:20
L:A$V3K_FRAM_Watch_SDCC$568:22
L:A$V3K_FRAM_Watch_SDCC$575:24
L:C$V3K_FRAM_Watch_SDCC.c$45$1$1:24
L:C$V3K_FRAM_Watch_SDCC.c$46$2$2:24
L:A$V3K_FRAM_Watch_SDCC$576:27
L:A$V3K_FRAM_Watch_SDCC$578:2A
L:A$V3K_FRAM_Watch_SDCC$579:2C
L:A$V3K_FRAM_Watch_SDCC$580:2E
L:A$V3K_FRAM_Watch_SDCC$581:2F
L:A$V3K_FRAM_Watch_SDCC$583:31
L:A$V3K_FRAM_Watch_SDCC$585:33
L:A$V3K_FRAM_Watch_SDCC$586:35
L:A$V3K_FRAM_Watch_SDCC$587:36
L:A$V3K_FRAM_Watch_SDCC$589:37
L:A$V3K_FRAM_Watch_SDCC$590:38
L:A$V3K_FRAM_Watch_SDCC$591:39
L:A$V3K_FRAM_Watch_SDCC$592:3A
L:A$V3K_FRAM_Watch_SDCC$596:3B
L:A$V3K_FRAM_Watch_SDCC$597:3C
L:A$V3K_FRAM_Watch_SDCC$601:3D
L:C$V3K_FRAM_Watch_SDCC.c$48$1$1:3D
L:A$V3K_FRAM_Watch_SDCC$605:3F
L:C$V3K_FRAM_Watch_SDCC.c$52$1$1:3F
L:XG$main$0$0:3F
L:A$V3K_FRAM_Watch_SDCC$497:9D
L:C$V3K_FRAM_Watch_SDCC.c$31$1$1:9D
L:A$V3K_FRAM_Watch_SDCC$498:A0
L:A$V3K_FRAM_Watch_SDCC$500:A3