v3k_fram_use_example_sdcc.cdb

这是ramtron公司的铁电单片机的开发程序

M:V3K_FRAM_Use_Example_SDCC
F:G$main$0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$main$0$0({2}DF,SV:S),C,0,0,0,0,0
S:G$framptr$0$0({2}DX,SC:U),E,0,0
S:Lmain$cptr$1$1({2}SI:S),G,0,0
S:Lmain$framread$1$1({1}SC:S),G,0,0
S:G$frambase$0$0({1}SC:U),F,0,0
S:G$_XPAGE$0$0({1}SC:U),I,0,0
S:G$P0$0$0({1}SC:U),I,0,0
S:G$SP$0$0({1}SC:U),I,0,0
S:G$DPL0$0$0({1}SC:U),I,0,0
S:G$DPH0$0$0({1}SC:U),I,0,0
S:G$DPL1$0$0({1}SC:U),I,0,0
S:G$DPH1$0$0({1}SC:U),I,0,0
S:G$DPS$0$0({1}SC:U),I,0,0
S:G$PCON$0$0({1}SC:U),I,0,0
S:G$INTEN1$0$0({1}SC:U),I,0,0
S:G$T0T1CFG$0$0({1}SC:U),I,0,0
S:G$TL0$0$0({1}SC:U),I,0,0
S:G$TH0$0$0({1}SC:U),I,0,0
S:G$TL1$0$0({1}SC:U),I,0,0
S:G$TH1$0$0({1}SC:U),I,0,0
S:G$TL2$0$0({1}SC:U),I,0,0
S:G$TH2$0$0({1}SC:U),I,0,0
S:G$P1$0$0({1}SC:U),I,0,0
S:G$WDTCFG$0$0({1}SC:U),I,0,0
S:G$RCAP0L$0$0({1}SC:U),I,0,0
S:G$RCAP0H$0$0({1}SC:U),I,0,0
S:G$RCAP1L$0$0({1}SC:U),I,0,0
S:G$RCAP1H$0$0({1}SC:U),I,0,0
S:G$RCAP2L$0$0({1}SC:U),I,0,0
S:G$RCAP2H$0$0({1}SC:U),I,0,0
S:G$P5$0$0({1}SC:U),I,0,0
S:G$T0T1CLKCFG$0$0({1}SC:U),I,0,0
S:G$T0CON$0$0({1}SC:U),I,0,0
S:G$T1CON$0$0({1}SC:U),I,0,0
S:G$T2CON$0$0({1}SC:U),I,0,0
S:G$T2CLKCFG$0$0({1}SC:U),I,0,0
S:G$P2$0$0({1}SC:U),I,0,0
S:G$INTEN2$0$0({1}SC:U),I,0,0
S:G$P3$0$0({1}SC:U),I,0,0
S:G$IPINFLAG1$0$0({1}SC:U),I,0,0
S:G$PORTCHG$0$0({1}SC:U),I,0,0
S:G$P4$0$0({1}SC:U),I,0,0
S:G$P6$0$0({1}SC:U),I,0,0
S:G$PSW$0$0({1}SC:U),I,0,0
S:G$IPININV1$0$0({1}SC:U),I,0,0
S:G$IPININV2$0$0({1}SC:U),I,0,0
S:G$IPINFLAG2$0$0({1}SC:U),I,0,0
S:G$XMEMCTRL$0$0({1}SC:U),I,0,0
S:G$ACC$0$0({1}SC:U),I,0,0
S:G$DEVIOMAP$0$0({1}SC:U),I,0,0
S:G$INTPRI1$0$0({1}SC:U),I,0,0
S:G$INTPRI2$0$0({1}SC:U),I,0,0
S:G$INTSRC1$0$0({1}SC:U),I,0,0
S:G$INTSRC2$0$0({1}SC:U),I,0,0
S:G$IPINSENS1$0$0({1}SC:U),I,0,0
S:G$IPINSENS2$0$0({1}SC:U),I,0,0
S:G$GENINTEN$0$0({1}SC:U),I,0,0
S:G$FPICONFIG$0$0({1}SC:U),I,0,0
S:G$FPIADDRL$0$0({1}SC:U),I,0,0
S:G$FPIADDRH$0$0({1}SC:U),I,0,0
S:G$FPIDATAL$0$0({1}SC:U),I,0,0
S:G$FPIDATAH$0$0({1}SC:U),I,0,0
S:G$FPICLKSPD$0$0({1}SC:U),I,0,0
S:G$B$0$0({1}SC:U),I,0,0
S:G$MPAGE$0$0({1}SC:U),I,0,0
S:G$DEVCLKCFG1$0$0({1}SC:U),I,0,0
S:G$DEVCLKCFG2$0$0({1}SC:U),I,0,0
S:G$PERIPHEN1$0$0({1}SC:U),I,0,0
S:G$PERIPHEN2$0$0({1}SC:U),I,0,0
S:G$DEVMEMCFG$0$0({1}SC:U),I,0,0
S:G$PORTINEN$0$0({1}SC:U),I,0,0
S:G$USERFLAGS$0$0({1}SC:U),I,0,0
S:G$P0PINCFG$0$0({1}SC:U),I,0,0
S:G$P1PINCFG$0$0({1}SC:U),I,0,0
S:G$P2PINCFG$0$0({1}SC:U),I,0,0
S:G$P3PINCFG$0$0({1}SC:U),I,0,0
S:G$P4PINCFG$0$0({1}SC:U),I,0,0
S:G$P5PINCFG$0$0({1}SC:U),I,0,0
S:G$P6PINCFG$0$0({1}SC:U),I,0,0
S:G$PWC0CFG$0$0({1}SC:U),I,0,0
S:G$PWC1CFG$0$0({1}SC:U),I,0,0
S:G$UART0INT$0$0({1}SC:U),I,0,0
S:G$UART0CFG$0$0({1}SC:U),I,0,0
S:G$UART0BUF$0$0({1}SC:U),I,0,0
S:G$UART0BRL$0$0({1}SC:U),I,0,0
S:G$UART0BRH$0$0({1}SC:U),I,0,0
S:G$UART0EXT$0$0({1}SC:U),I,0,0
S:G$PWMCFG$0$0({1}SC:U),I,0,0
S:G$PWMEN$0$0({1}SC:U),I,0,0
S:G$PWMLDPOL$0$0({1}SC:U),I,0,0
S:G$PWMDATA$0$0({1}SC:U),I,0,0
S:G$PWMTMREN$0$0({1}SC:U),I,0,0
S:G$PWMTMRF$0$0({1}SC:U),I,0,0
S:G$PWMCLKCFG$0$0({1}SC:U),I,0,0
S:G$UART1INT$0$0({1}SC:U),I,0,0
S:G$UART1CFG$0$0({1}SC:U),I,0,0
S:G$UART1BUF$0$0({1}SC:U),I,0,0
S:G$UART1BRL$0$0({1}SC:U),I,0,0
S:G$UART1BRH$0$0({1}SC:U),I,0,0
S:G$UART1EXT$0$0({1}SC:U),I,0,0
S:G$SPICTRL$0$0({1}SC:U),I,0,0
S:G$SPICONFIG$0$0({1}SC:U),I,0,0
S:G$SPISIZE$0$0({1}SC:U),I,0,0
S:G$SPIRXTX0$0$0({1}SC:U),I,0,0
S:G$SPIRXTX1$0$0({1}SC:U),I,0,0
S:G$SPIRXTX2$0$0({1}SC:U),I,0,0
S:G$SPIRXTX3$0$0({1}SC:U),I,0,0
S:G$SPISTATUS$0$0({1}SC:U),I,0,0
S:G$I2CCONFIG$0$0({1}SC:U),I,0,0
S:G$I2CTIMING$0$0({1}SC:U),I,0,0
S:G$I2CIDCFG$0$0({1}SC:U),I,0,0
S:G$I2CSTATUS$0$0({1}SC:U),I,0,0
S:G$I2CRXTX$0$0({1}SC:U),I,0,0
S:G$FRAMCFG1$0$0({1}SC:U),I,0,0
S:G$FRAMCFG2$0$0({1}SC:U),I,0,0
S:G$AUA0$0$0({1}SC:U),I,0,0
S:G$AUA1$0$0({1}SC:U),I,0,0
S:G$AUC0$0$0({1}SC:U),I,0,0
S:G$AUC1$0$0({1}SC:U),I,0,0
S:G$AUC2$0$0({1}SC:U),I,0,0
S:G$AUC3$0$0({1}SC:U),I,0,0
S:G$AUB0DIV$0$0({1}SC:U),I,0,0
S:G$AUB0$0$0({1}SC:U),I,0,0
S:G$AUB1$0$0({1}SC:U),I,0,0
S:G$AURES0$0$0({1}SC:U),I,0,0
S:G$AURES1$0$0({1}SC:U),I,0,0
S:G$AURES2$0$0({1}SC:U),I,0,0
S:G$AURES3$0$0({1}SC:U),I,0,0
S:G$AUSHIFTCFG$0$0({1}SC:U),I,0,0
S:G$AUCONFIG1$0$0({1}SC:U),I,0,0
S:G$AUCONFIG2$0$0({1}SC:U),I,0,0
S:G$AUPREV0$0$0({1}SC:U),I,0,0
S:G$AUPREV1$0$0({1}SC:U),I,0,0
S:G$AUPREV2$0$0({1}SC:U),I,0,0
S:G$AUPREV3$0$0({1}SC:U),I,0,0
S:G$main$0$0({2}DF,SV:S),C,0,0
L:G$P0$0$0:80
L:G$SP$0$0:81
L:G$DPL0$0$0:82
L:G$DPH0$0$0:83
L:G$DPL1$0$0:84
L:G$DPH1$0$0:85
L:G$DPS$0$0:86
L:G$PCON$0$0:87
L:G$INTEN1$0$0:88
L:G$T0T1CFG$0$0:89
L:G$TL0$0$0:8A
L:G$TH0$0$0:8B
L:G$TL1$0$0:8C
L:G$TH1$0$0:8D
L:G$TL2$0$0:8E
L:G$TH2$0$0:8F
L:G$P1$0$0:90
L:G$WDTCFG$0$0:91
L:G$RCAP0L$0$0:92
L:G$RCAP0H$0$0:93
L:G$RCAP1L$0$0:94
L:G$RCAP1H$0$0:95
L:G$RCAP2L$0$0:96
L:G$RCAP2H$0$0:97
L:G$P5$0$0:98
L:G$T0T1CLKCFG$0$0:99
L:G$T0CON$0$0:9A
L:G$T1CON$0$0:9B
L:G$T2CON$0$0:9C
L:G$T2CLKCFG$0$0:9D
L:G$PWC0CFG$0$0:9E
L:G$PWC1CFG$0$0:9F
L:G$P2$0$0:A0
L:G$UART0INT$0$0:A1
L:G$AUA0$0$0:A2
L:G$UART0CFG$0$0:A2
L:G$AUA1$0$0:A3
L:G$UART0BUF$0$0:A3
L:G$AUC0$0$0:A4
L:G$UART0BRL$0$0:A4
L:G$AUC1$0$0:A5
L:G$UART0BRH$0$0:A5
L:G$AUC2$0$0:A6
L:G$UART0EXT$0$0:A6
L:G$AUC3$0$0:A7
L:G$INTEN2$0$0:A8
L:G$PWMCFG$0$0:A9
L:G$PWMEN$0$0:AA
L:G$PWMLDPOL$0$0:AB
L:G$PWMDATA$0$0:AC
L:G$PWMTMREN$0$0:AD
L:G$PWMTMRF$0$0:AE
L:G$PWMCLKCFG$0$0:AF
L:G$P3$0$0:B0
L:G$UART1INT$0$0:B0
L:G$AUB0DIV$0$0:B1
L:G$UART1CFG$0$0:B1
L:G$AUB0$0$0:B2
L:G$UART1BUF$0$0:B2
L:G$AUB1$0$0:B3
L:G$UART1BRL$0$0:B3
L:G$AURES0$0$0:B4
L:G$UART1BRH$0$0:B4
L:G$AURES1$0$0:B5
L:G$UART1EXT$0$0:B5
L:G$AURES2$0$0:B6
L:G$AURES3$0$0:B7
L:G$IPINFLAG1$0$0:B8
L:G$PORTCHG$0$0:B9
L:G$P4$0$0:C0
L:G$AUSHIFTCFG$0$0:C1
L:G$SPICTRL$0$0:C1
L:G$AUCONFIG1$0$0:C2
L:G$SPICONFIG$0$0:C2
L:G$AUCONFIG2$0$0:C3
L:G$SPISIZE$0$0:C3
L:G$AUPREV0$0$0:C4
L:G$SPIRXTX0$0$0:C4
L:G$AUPREV1$0$0:C5
L:G$SPIRXTX1$0$0:C5
L:G$AUPREV2$0$0:C6
L:G$SPIRXTX2$0$0:C6
L:G$AUPREV3$0$0:C7
L:G$SPIRXTX3$0$0:C7
L:G$P6$0$0:C8
L:G$SPISTATUS$0$0:C9
L:G$PSW$0$0:D0
L:G$I2CCONFIG$0$0:D1
L:G$I2CTIMING$0$0:D2
L:G$I2CIDCFG$0$0:D3
L:G$I2CSTATUS$0$0:D4
L:G$I2CRXTX$0$0:D5
L:G$IPININV1$0$0:D6
L:G$IPININV2$0$0:D7
L:G$IPINFLAG2$0$0:D8
L:G$XMEMCTRL$0$0:D9
L:G$FRAMCFG1$0$0:DC
L:G$FRAMCFG2$0$0:DD
L:G$ACC$0$0:E0
L:G$DEVIOMAP$0$0:E1
L:G$INTPRI1$0$0:E2
L:G$INTPRI2$0$0:E3
L:G$INTSRC1$0$0:E4
L:G$INTSRC2$0$0:E5
L:G$IPINSENS1$0$0:E6
L:G$IPINSENS2$0$0:E7
L:G$GENINTEN$0$0:E8
L:G$FPICONFIG$0$0:E9
L:G$FPIADDRL$0$0:EA
L:G$FPIADDRH$0$0:EB
L:G$FPIDATAL$0$0:EC
L:G$FPIDATAH$0$0:ED
L:G$FPICLKSPD$0$0:EE
L:G$B$0$0:F0
L:G$MPAGE$0$0:F1
L:G$_XPAGE$0$0:F1
L:G$DEVCLKCFG1$0$0:F2
L:G$DEVCLKCFG2$0$0:F3
L:G$PERIPHEN1$0$0:F4
L:G$PERIPHEN2$0$0:F5
L:G$DEVMEMCFG$0$0:F6
L:G$PORTINEN$0$0:F7
L:G$USERFLAGS$0$0:F8
L:G$P0PINCFG$0$0:F9
L:G$P1PINCFG$0$0:FA
L:G$P2PINCFG$0$0:FB
L:G$P3PINCFG$0$0:FC
L:G$P4PINCFG$0$0:FD
L:G$P5PINCFG$0$0:FE
L:G$P6PINCFG$0$0:FF
L:G$frambase$0$0:8000
L:G$framptr$0$0:8
L:Lmain$cptr$1$1:A
L:Lmain$framread$1$1:C
L:A$V3K_FRAM_Use_Example_SDCC$476:0
L:A$V3K_FRAM_Use_Example_SDCC$508:3
L:A$V3K_FRAM_Use_Example_SDCC$510:6
L:A$V3K_FRAM_Use_Example_SDCC$535:8
L:C$V3K_FRAM_Use_Example_SDCC.c$33$0$0:8
L:C$V3K_FRAM_Use_Example_SDCC.c$34$1$0:8
L:G$main$0$0:8
L:A$V3K_FRAM_Use_Example_SDCC$536:A
L:A$V3K_FRAM_Use_Example_SDCC$537:B
L:A$V3K_FRAM_Use_Example_SDCC$538:C
L:A$V3K_FRAM_Use_Example_SDCC$539:D
L:A$V3K_FRAM_Use_Example_SDCC$543:E
L:C$V3K_FRAM_Use_Example_SDCC.c$35$1$0:E
L:A$V3K_FRAM_Use_Example_SDCC$544:10
L:A$V3K_FRAM_Use_Example_SDCC$548:12
L:C$V3K_FRAM_Use_Example_SDCC.c$37$1$1:12
L:A$V3K_FRAM_Use_Example_SDCC$552:15
L:C$V3K_FRAM_Use_Example_SDCC.c$40$1$1:15
L:A$V3K_FRAM_Use_Example_SDCC$557:18
L:C$V3K_FRAM_Use_Example_SDCC.c$41$1$1:18
L:A$V3K_FRAM_Use_Example_SDCC$560:1A
L:A$V3K_FRAM_Use_Example_SDCC$565:1D
L:C$V3K_FRAM_Use_Example_SDCC.c$43$1$1:1D
L:A$V3K_FRAM_Use_Example_SDCC$569:20
L:C$V3K_FRAM_Use_Example_SDCC.c$44$1$1:20
L:A$V3K_FRAM_Use_Example_SDCC$574:23
L:C$V3K_FRAM_Use_Example_SDCC.c$45$1$1:23
L:A$V3K_FRAM_Use_Example_SDCC$577:25
L:A$V3K_FRAM_Use_Example_SDCC$582:28
L:C$V3K_FRAM_Use_Example_SDCC.c$47$1$1:28
L:A$V3K_FRAM_Use_Example_SDCC$587:2B
L:C$V3K_FRAM_Use_Example_SDCC.c$49$1$1:2B
L:A$V3K_FRAM_Use_Example_SDCC$590:2D
L:A$V3K_FRAM_Use_Example_SDCC$595:30
L:A$V3K_FRAM_Use_Example_SDCC$596:32
L:A$V3K_FRAM_Use_Example_SDCC$597:33
L:A$V3K_FRAM_Use_Example_SDCC$598:34
L:A$V3K_FRAM_Use_Example_SDCC$599:35
L:A$V3K_FRAM_Use_Example_SDCC$602:36
L:A$V3K_FRAM_Use_Example_SDCC$604:38
L:A$V3K_FRAM_Use_Example_SDCC$605:39
L:A$V3K_FRAM_Use_Example_SDCC$606:3A
L:A$V3K_FRAM_Use_Example_SDCC$607:3C
L:A$V3K_FRAM_Use_Example_SDCC$608:3D
L:A$V3K_FRAM_Use_Example_SDCC$609:3E
L:A$V3K_FRAM_Use_Example_SDCC$610:40
L:A$V3K_FRAM_Use_Example_SDCC$613:42
L:A$V3K_FRAM_Use_Example_SDCC$618:44
L:C$V3K_FRAM_Use_Example_SDCC.c$54$1$1:44
L:A$V3K_FRAM_Use_Example_SDCC$619:46
L:A$V3K_FRAM_Use_Example_SDCC$620:47
L:A$V3K_FRAM_Use_Example_SDCC$621:49
L:A$V3K_FRAM_Use_Example_SDCC$622:4B
L:A$V3K_FRAM_Use_Example_SDCC$623:4C
L:A$V3K_FRAM_Use_Example_SDCC$624:4D
L:A$V3K_FRAM_Use_Example_SDCC$625:4F
L:A$V3K_FRAM_Use_Example_SDCC$628:51
L:A$V3K_FRAM_Use_Example_SDCC$629:53
L:A$V3K_FRAM_Use_Example_SDCC$633:54
L:C$V3K_FRAM_Use_Example_SDCC.c$53$1$1:54
L:A$V3K_FRAM_Use_Example_SDCC$635:56
L:A$V3K_FRAM_Use_Example_SDCC$636:58
L:A$V3K_FRAM_Use_Example_SDCC$637:59
L:A$V3K_FRAM_Use_Example_SDCC$639:5A
L:A$V3K_FRAM_Use_Example_SDCC$640:5B
L:A$V3K_FRAM_Use_Example_SDCC$641:5C
L:A$V3K_FRAM_Use_Example_SDCC$642:5D
L:A$V3K_FRAM_Use_Example_SDCC$644:5E
L:A$V3K_FRAM_Use_Example_SDCC$650:60
L:C$V3K_FRAM_Use_Example_SDCC.c$58$1$1:60
L:A$V3K_FRAM_Use_Example_SDCC$651:62
L:A$V3K_FRAM_Use_Example_SDCC$652:64
L:A$V3K_FRAM_Use_Example_SDCC$653:66
L:A$V3K_FRAM_Use_Example_SDCC$656:67
L:A$V3K_FRAM_Use_Example_SDCC$657:69
L:A$V3K_FRAM_Use_Example_SDCC$658:6B
L:A$V3K_FRAM_Use_Example_SDCC$659:6C
L:A$V3K_FRAM_Use_Example_SDCC$661:6D
L:A$V3K_FRAM_Use_Example_SDCC$662:6F
L:A$V3K_FRAM_Use_Example_SDCC$667:71
L:C$V3K_FRAM_Use_Example_SDCC.c$61$1$1:71
L:A$V3K_FRAM_Use_Example_SDCC$668:73
L:A$V3K_FRAM_Use_Example_SDCC$669:75
L:A$V3K_FRAM_Use_Example_SDCC$670:77
L:A$V3K_FRAM_Use_Example_SDCC$675:78
L:C$V3K_FRAM_Use_Example_SDCC.c$64$1$1:78
L:A$V3K_FRAM_Use_Example_SDCC$676:7A
L:A$V3K_FRAM_Use_Example_SDCC$677:7C
L:A$V3K_FRAM_Use_Example_SDCC$678:7D
L:A$V3K_FRAM_Use_Example_SDCC$680:7E
L:A$V3K_FRAM_Use_Example_SDCC$681:80
L:A$V3K_FRAM_Use_Example_SDCC$685:82
L:C$V3K_FRAM_Use_Example_SDCC.c$65$1$1:82
L:A$V3K_FRAM_Use_Example_SDCC$686:84
L:A$V3K_FRAM_Use_Example_SDCC$687:86
L:A$V3K_FRAM_Use_Example_SDCC$688:88
L:A$V3K_FRAM_Use_Example_SDCC$689:8A
L:A$V3K_FRAM_Use_Example_SDCC$690:8C
L:A$V3K_FRAM_Use_Example_SDCC$693:8E
L:A$V3K_FRAM_Use_Example_SDCC$694:8F
L:A$V3K_FRAM_Use_Example_SDCC$696:90
L:A$V3K_FRAM_Use_Example_SDCC$697:92
L:A$V3K_FRAM_Use_Example_SDCC$701:94
L:C$V3K_FRAM_Use_Example_SDCC.c$70$1$1:94
L:A$V3K_FRAM_Use_Example_SDCC$706:97
L:C$V3K_FRAM_Use_Example_SDCC.c$71$1$1:97
L:A$V3K_FRAM_Use_Example_SDCC$709:99
L:A$V3K_FRAM_Use_Example_SDCC$714:9C
L:C$V3K_FRAM_Use_Example_SDCC.c$73$1$1:9C
L:A$V3K_FRAM_Use_Example_SDCC$718:9F
L:C$V3K_FRAM_Use_Example_SDCC.c$75$1$1:9F
L:A$V3K_FRAM_Use_Example_SDCC$723:A2
L:C$V3K_FRAM_Use_Example_SDCC.c$76$1$1:A2
L:A$V3K_FRAM_Use_Example_SDCC$726:A4
L:A$V3K_FRAM_Use_Example_SDCC$731:A7
L:C$V3K_FRAM_Use_Example_SDCC.c$78$1$1:A7
L:A$V3K_FRAM_Use_Example_SDCC$736:AA
L:C$V3K_FRAM_Use_Example_SDCC.c$79$1$1:AA
L:A$V3K_FRAM_Use_Example_SDCC$739:AC
L:A$V3K_FRAM_Use_Example_SDCC$744:AF
L:A$V3K_FRAM_Use_Example_SDCC$745:B1
L:A$V3K_FRAM_Use_Example_SDCC$746:B2
L:A$V3K_FRAM_Use_Example_SDCC$747:B3
L:A$V3K_FRAM_Use_Example_SDCC$748:B4
L:A$V3K_FRAM_Use_Example_SDCC$751:B5
L:A$V3K_FRAM_Use_Example_SDCC$753:B7
L:A$V3K_FRAM_Use_Example_SDCC$754:B8
L:A$V3K_FRAM_Use_Example_SDCC$755:B9
L:A$V3K_FRAM_Use_Example_SDCC$756:BB
L:A$V3K_FRAM_Use_Example_SDCC$757:BC
L:A$V3K_FRAM_Use_Example_SDCC$758:BD
L:A$V3K_FRAM_Use_Example_SDCC$759:BF
L:A$V3K_FRAM_Use_Example_SDCC$762:C1
L:A$V3K_FRAM_Use_Example_SDCC$767:C3
L:C$V3K_FRAM_Use_Example_SDCC.c$86$1$1:C3
L:A$V3K_FRAM_Use_Example_SDCC$768:C5
L:A$V3K_FRAM_Use_Example_SDCC$769:C6
L:A$V3K_FRAM_Use_Example_SDCC$770:C8
L:A$V3K_FRAM_Use_Example_SDCC$771:CA
L:A$V3K_FRAM_Use_Example_SDCC$772:CB
L:A$V3K_FRAM_Use_Example_SDCC$773:CC
L:A$V3K_FRAM_Use_Example_SDCC$774:CE
L:A$V3K_FRAM_Use_Example_SDCC$778:D0
L:A$V3K_FRAM_Use_Example_SDCC$779:D1
L:A$V3K_FRAM_Use_Example_SDCC$783:D2
L:C$V3K_FRAM_Use_Example_SDCC.c$85$1$1:D2
L:A$V3K_FRAM_Use_Example_SDCC$785:D4
L:A$V3K_FRAM_Use_Example_SDCC$786:D6
L:A$V3K_FRAM_Use_Example_SDCC$787:D7
L:A$V3K_FRAM_Use_Example_SDCC$789:D8
L:A$V3K_FRAM_Use_Example_SDCC$790:D9
L:A$V3K_FRAM_Use_Example_SDCC$791:DA
L:A$V3K_FRAM_Use_Example_SDCC$792:DB
L:A$V3K_FRAM_Use_Example_SDCC$794:DC
L:A$V3K_FRAM_Use_Example_SDCC$799:DE
L:C$V3K_FRAM_Use_Example_SDCC.c$89$1$1:DE
L:A$V3K_FRAM_Use_Example_SDCC$804:E1
L:C$V3K_FRAM_Use_Example_SDCC.c$90$1$1:E1
L:A$V3K_FRAM_Use_Example_SDCC$807:E3
L:A$V3K_FRAM_Use_Example_SDCC$812:E6
L:C$V3K_FRAM_Use_Example_SDCC.c$92$1$1:E6
L:A$V3K_FRAM_Use_Example_SDCC$816:E9
L:C$V3K_FRAM_Use_Example_SDCC.c$93$1$1:E9
L:A$V3K_FRAM_Use_Example_SDCC$821:EC
L:C$V3K_FRAM_Use_Example_SDCC.c$94$1$1:EC
L:A$V3K_FRAM_Use_Example_SDCC$824:EE
L:A$V3K_FRAM_Use_Example_SDCC$829:F1
L:C$V3K_FRAM_Use_Example_SDCC.c$96$1$1:F1
L:A$V3K_FRAM_Use_Example_SDCC$834:F4
L:C$V3K_FRAM_Use_Example_SDCC.c$98$1$1:F4
L:A$V3K_FRAM_Use_Example_SDCC$837:F6
L:A$V3K_FRAM_Use_Example_SDCC$842:F9
L:A$V3K_FRAM_Use_Example_SDCC$843:FB
L:A$V3K_FRAM_Use_Example_SDCC$844:FC
L:A$V3K_FRAM_Use_Example_SDCC$845:FD
L:A$V3K_FRAM_Use_Example_SDCC$846:FE
L:A$V3K_FRAM_Use_Example_SDCC$849:FF
L:A$V3K_FRAM_Use_Example_SDCC$851:101
L:A$V3K_FRAM_Use_Example_SDCC$852:102
L:A$V3K_FRAM_Use_Example_SDCC$853:103
L:A$V3K_FRAM_Use_Example_SDCC$854:105
L:A$V3K_FRAM_Use_Example_SDCC$855:106
L:A$V3K_FRAM_Use_Example_SDCC$856:107
L:A$V3K_FRAM_Use_Example_SDCC$857:109
L:A$V3K_FRAM_Use_Example_SDCC$860:10B
L:A$V3K_FRAM_Use_Example_SDCC$865:10D
L:C$V3K_FRAM_Use_Example_SDCC.c$102$1$1:10D
L:A$V3K_FRAM_Use_Example_SDCC$866:10F
L:A$V3K_FRAM_Use_Example_SDCC$867:110
L:A$V3K_FRAM_Use_Example_SDCC$868:112
L:A$V3K_FRAM_Use_Example_SDCC$869:114
L:A$V3K_FRAM_Use_Example_SDCC$870:115
L:A$V3K_FRAM_Use_Example_SDCC$871:116
L:A$V3K_FRAM_Use_Example_SDCC$872:118
L:A$V3K_FRAM_Use_Example_SDCC$876:11A
L:A$V3K_FRAM_Use_Example_SDCC$877:11B
L:A$V3K_FRAM_Use_Example_SDCC$881:11C
L:C$V3K_FRAM_Use_Example_SDCC.c$101$1$1:11C
L:A$V3K_FRAM_Use_Example_SDCC$883:11E
L:A$V3K_FRAM_Use_Example_SDCC$884:120
L:A$V3K_FRAM_Use_Example_SDCC$885:121
L:A$V3K_FRAM_Use_Example_SDCC$887:122
L:A$V3K_FRAM_Use_Example_SDCC$888:123
L:A$V3K_FRAM_Use_Example_SDCC$889:124
L:A$V3K_FRAM_Use_Example_SDCC$890:125
L:A$V3K_FRAM_Use_Example_SDCC$894:126
L:C$V3K_FRAM_Use_Example_SDCC.c$105$1$1:126
L:A$V3K_FRAM_Use_Example_SDCC$897:128
L:A$V3K_FRAM_Use_Example_SDCC$901:12A
L:C$V3K_FRAM_Use_Example_SDCC.c$117$1$1:12A
L:XG$main$0$0:12A
L:A$V3K_FRAM_Use_Example_SDCC$494:188
L:C$V3K_FRAM_Use_Example_SDCC.c$27$1$1:188
L:A$V3K_FRAM_Use_Example_SDCC$495:18B
L:A$V3K_FRAM_Use_Example_SDCC$497:18E