ddr_command.par

一个小测试程序希望,朋友有所帮助,赶快下吧@@!!VERILOG

Release 6.2i Par G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

CHENQIMING::  Tue Aug 14 11:41:09 2007


E:/Xilinx6.1i/bin/nt/par.exe -w -intstyle ise -ol std -t 1 ddr_command_map.ncd
ddr_command.ncd ddr_command.pcf 


Constraints file: ddr_command.pcf

Loading device database for application Par from file "ddr_command_map.ncd".
   "ddr_command" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
E:/Xilinx6.1i.
Device speed data version:  PRODUCTION 1.27 2003-12-13.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            65 out of 140    46%
      Number of LOCed External IOBs    0 out of 65      0%

   Number of SLICEs                   46 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989843) REAL time: 2 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9b4663) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file ddr_command.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 406 unrouted;       REAL time: 2 secs 

Phase 2: 357 unrouted;       REAL time: 2 secs 

Phase 3: 93 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         CLK_BUFGP          |  Global  |   49   |  0.141     |  0.691      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 262


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.814
   The MAXIMUM PIN DELAY IS:                               6.073
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   4.024

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 7.00  d >= 7.00
   ---------   ---------   ---------   ---------   ---------   ---------
         132         132          68          50          24           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  54 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file ddr_command.ncd.


PAR done.