setpmoto.map.eqn

这是一个用VHDL语言写的电动机程序,希望对大家有用

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_t[3] is step_motor:inst1|t[3]
--operation mode is normal

C1_t[3]_lut_out = !C1_ind_coil[3];
C1_t[3] = DFFEAS(C1_t[3]_lut_out, !C1_clk_scan, VCC, , , , , , );


--C1_t[2] is step_motor:inst1|t[2]
--operation mode is normal

C1_t[2]_lut_out = !C1_ind_coil[2];
C1_t[2] = DFFEAS(C1_t[2]_lut_out, !C1_clk_scan, VCC, , , , , , );


--C1_t[1] is step_motor:inst1|t[1]
--operation mode is normal

C1_t[1]_lut_out = !C1_ind_coil[1];
C1_t[1] = DFFEAS(C1_t[1]_lut_out, !C1_clk_scan, VCC, , , , , , );


--C1_t[0] is step_motor:inst1|t[0]
--operation mode is normal

C1_t[0]_lut_out = !C1_ind_coil[0];
C1_t[0] = DFFEAS(C1_t[0]_lut_out, !C1_clk_scan, VCC, , , , , , );


--C1_ind_coil[3] is step_motor:inst1|ind_coil[3]
--operation mode is normal

C1_ind_coil[3]_lut_out = C1_DIRECTION & (C1_ind_coil[0] # C1L701) # !C1_DIRECTION & C1_ind_coil[2];
C1_ind_coil[3] = DFFEAS(C1_ind_coil[3]_lut_out, !C1_clk_scan, VCC, , C1_PHASE, , , , );


--C1_clk_scan is step_motor:inst1|clk_scan
--operation mode is normal

C1_clk_scan_lut_out = !C1_clk_scan;
C1_clk_scan = DFFEAS(C1_clk_scan_lut_out, B1_QN[16], VCC, , !C1L38, , , , );


--C1_ind_coil[2] is step_motor:inst1|ind_coil[2]
--operation mode is normal

C1_ind_coil[2]_lut_out = C1_DIRECTION & (C1_ind_coil[3] & !C1L701) # !C1_DIRECTION & C1_ind_coil[1];
C1_ind_coil[2] = DFFEAS(C1_ind_coil[2]_lut_out, !C1_clk_scan, VCC, , C1_PHASE, , , , );


--C1_ind_coil[1] is step_motor:inst1|ind_coil[1]
--operation mode is normal

C1_ind_coil[1]_lut_out = C1_DIRECTION & C1_ind_coil[2] # !C1_DIRECTION & (C1_ind_coil[0] & !C1L701);
C1_ind_coil[1] = DFFEAS(C1_ind_coil[1]_lut_out, !C1_clk_scan, VCC, , C1_PHASE, , , , );


--C1_ind_coil[0] is step_motor:inst1|ind_coil[0]
--operation mode is normal

C1_ind_coil[0]_lut_out = C1_DIRECTION & C1_ind_coil[1] # !C1_DIRECTION & (C1_ind_coil[3] # C1L701);
C1_ind_coil[0] = DFFEAS(C1_ind_coil[0]_lut_out, !C1_clk_scan, VCC, , C1_PHASE, , , , );


--C1_DIRECTION is step_motor:inst1|DIRECTION
--operation mode is normal

C1_DIRECTION_lut_out = !C1_DIRECTION;
C1_DIRECTION = DFFEAS(C1_DIRECTION_lut_out, B1_QN[16], VCC, , C1L8, , , , );


--C1L701 is step_motor:inst1|motor~33
--operation mode is normal

C1L701 = !C1_ind_coil[2] & !C1_ind_coil[1] & (C1_ind_coil[3] $ !C1_ind_coil[0]);


--C1_PHASE is step_motor:inst1|PHASE
--operation mode is normal

C1_PHASE_lut_out = !C1_PHASE;
C1_PHASE = DFFEAS(C1_PHASE_lut_out, B1_QN[16], VCC, , C1L7, , , , );


--B1_QN[16] is fenping:inst|QN[16]
--operation mode is arithmetic

B1_QN[16]_carry_eqn = B1L33;
B1_QN[16]_lut_out = B1_QN[16] $ (B1_QN[16]_carry_eqn);
B1_QN[16] = DFFEAS(B1_QN[16]_lut_out, GCLK3, VCC, , , VCC, B1_QN[17], , );

--B1L53 is fenping:inst|QN[16]~127
--operation mode is arithmetic

B1L53 = CARRY(B1_QN[16] # !B1L33);


--C1L38 is step_motor:inst1|LessThan~532
--operation mode is normal

C1L38_carry_eqn = C1L58;
C1L38 = C1_d_ff[11] & C1_comp[11] & C1L38_carry_eqn # !C1_d_ff[11] & (C1_comp[11] # C1L38_carry_eqn);


--C1_\process4:B is step_motor:inst1|\process4:B
--operation mode is normal

C1_\process4:B_lut_out = !D;
C1_\process4:B = DFFEAS(C1_\process4:B_lut_out, B1_QN[16], VCC, , , , , , );


--C1L8 is step_motor:inst1|B~5
--operation mode is normal

C1L8 = C1_\process4:B & D;


--C1_B is step_motor:inst1|B
--operation mode is normal

C1_B_lut_out = !P;
C1_B = DFFEAS(C1_B_lut_out, B1_QN[16], VCC, , , , , , );


--C1L7 is step_motor:inst1|B~1
--operation mode is normal

C1L7 = C1_B & P;


--B1_QN[17] is fenping:inst|QN[17]
--operation mode is normal

B1_QN[17]_carry_eqn = B1L53;
B1_QN[17]_lut_out = B1_QN[17] $ (!B1_QN[17]_carry_eqn);
B1_QN[17] = DFFEAS(B1_QN[17]_lut_out, GCLK3, VCC, , , ~GND, B1_QN[17], , );


--B1_QN[15] is fenping:inst|QN[15]
--operation mode is arithmetic

B1_QN[15]_carry_eqn = B1L13;
B1_QN[15]_lut_out = B1_QN[15] $ (!B1_QN[15]_carry_eqn);
B1_QN[15] = DFFEAS(B1_QN[15]_lut_out, GCLK3, VCC, , , VCC, B1_QN[17], , );

--B1L33 is fenping:inst|QN[15]~135
--operation mode is arithmetic

B1L33 = CARRY(!B1_QN[15] & (!B1L13));


--C1_d_ff[11] is step_motor:inst1|d_ff[11]
--operation mode is normal

C1_d_ff[11]_carry_eqn = C1L26;
C1_d_ff[11]_lut_out = C1_d_ff[11] $ (C1_d_ff[11]_carry_eqn);
C1_d_ff[11] = DFFEAS(C1_d_ff[11]_lut_out, B1_QN[16], VCC, , , , , !C1L38, );


--C1_comp[11] is step_motor:inst1|comp[11]
--operation mode is normal

C1_comp[11]_carry_eqn = C1L83;
C1_comp[11]_lut_out = C1_comp[11] $ SPEED[0] $ !C1_comp[11]_carry_eqn;
C1_comp[11] = DFFEAS(C1_comp[11]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);


--C1L58 is step_motor:inst1|LessThan~539
--operation mode is arithmetic

C1L58 = CARRY(C1_d_ff[10] & C1_comp[10] & !C1L78 # !C1_d_ff[10] & (C1_comp[10] # !C1L78));


--B1_QN[14] is fenping:inst|QN[14]
--operation mode is arithmetic

B1_QN[14]_carry_eqn = B1L92;
B1_QN[14]_lut_out = B1_QN[14] $ (B1_QN[14]_carry_eqn);
B1_QN[14] = DFFEAS(B1_QN[14]_lut_out, GCLK3, VCC, , , VCC, B1_QN[17], , );

--B1L13 is fenping:inst|QN[14]~139
--operation mode is arithmetic

B1L13 = CARRY(B1_QN[14] # !B1L92);


--C1_d_ff[10] is step_motor:inst1|d_ff[10]
--operation mode is arithmetic

C1_d_ff[10]_carry_eqn = C1L06;
C1_d_ff[10]_lut_out = C1_d_ff[10] $ (!C1_d_ff[10]_carry_eqn);
C1_d_ff[10] = DFFEAS(C1_d_ff[10]_lut_out, B1_QN[16], VCC, , , , , !C1L38, );

--C1L26 is step_motor:inst1|d_ff[10]~126
--operation mode is arithmetic

C1L26 = CARRY(C1_d_ff[10] & (!C1L06));


--C1_osc is step_motor:inst1|osc
--operation mode is normal

C1_osc_lut_out = !C1_osc;
C1_osc = DFFEAS(C1_osc_lut_out, B1_QN[16], VCC, , C1L88, , , , );


--C1L21 is step_motor:inst1|comp[0]~459
--operation mode is normal

C1L21 = SPEED[0] $ !SPEED[1];


--C1_comp[2] is step_motor:inst1|comp[2]
--operation mode is arithmetic

C1_comp[2]_carry_eqn = C1L02;
C1_comp[2]_lut_out = C1_comp[2] $ SPEED[0] $ C1_comp[2]_carry_eqn;
C1_comp[2] = DFFEAS(C1_comp[2]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L22 is step_motor:inst1|comp[2]~461
--operation mode is arithmetic

C1L22 = CARRY(C1_comp[2] & !SPEED[0] & !C1L02 # !C1_comp[2] & (!C1L02 # !SPEED[0]));


--C1_comp[3] is step_motor:inst1|comp[3]
--operation mode is arithmetic

C1_comp[3]_carry_eqn = C1L22;
C1_comp[3]_lut_out = C1_comp[3] $ SPEED[0] $ !C1_comp[3]_carry_eqn;
C1_comp[3] = DFFEAS(C1_comp[3]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L42 is step_motor:inst1|comp[3]~465
--operation mode is arithmetic

C1L42 = CARRY(C1_comp[3] & (SPEED[0] # !C1L22) # !C1_comp[3] & SPEED[0] & !C1L22);


--C1_comp[4] is step_motor:inst1|comp[4]
--operation mode is arithmetic

C1_comp[4]_carry_eqn = C1L42;
C1_comp[4]_lut_out = C1_comp[4] $ SPEED[0] $ C1_comp[4]_carry_eqn;
C1_comp[4] = DFFEAS(C1_comp[4]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L62 is step_motor:inst1|comp[4]~469
--operation mode is arithmetic

C1L62 = CARRY(C1_comp[4] & !SPEED[0] & !C1L42 # !C1_comp[4] & (!C1L42 # !SPEED[0]));


--C1_comp[5] is step_motor:inst1|comp[5]
--operation mode is arithmetic

C1_comp[5]_carry_eqn = C1L62;
C1_comp[5]_lut_out = C1_comp[5] $ SPEED[0] $ !C1_comp[5]_carry_eqn;
C1_comp[5] = DFFEAS(C1_comp[5]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L82 is step_motor:inst1|comp[5]~473
--operation mode is arithmetic

C1L82 = CARRY(C1_comp[5] & (SPEED[0] # !C1L62) # !C1_comp[5] & SPEED[0] & !C1L62);


--C1L2 is step_motor:inst1|add~778
--operation mode is normal

C1L2 = !C1_comp[2] & !C1_comp[3] & !C1_comp[4] & !C1_comp[5];


--C1_comp[9] is step_motor:inst1|comp[9]
--operation mode is arithmetic

C1_comp[9]_carry_eqn = C1L43;
C1_comp[9]_lut_out = C1_comp[9] $ SPEED[0] $ !C1_comp[9]_carry_eqn;
C1_comp[9] = DFFEAS(C1_comp[9]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L63 is step_motor:inst1|comp[9]~477
--operation mode is arithmetic

C1L63 = CARRY(C1_comp[9] & (SPEED[0] # !C1L43) # !C1_comp[9] & SPEED[0] & !C1L43);


--C1_comp[10] is step_motor:inst1|comp[10]
--operation mode is arithmetic

C1_comp[10]_carry_eqn = C1L63;
C1_comp[10]_lut_out = C1_comp[10] $ SPEED[0] $ C1_comp[10]_carry_eqn;
C1_comp[10] = DFFEAS(C1_comp[10]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L83 is step_motor:inst1|comp[10]~481
--operation mode is arithmetic

C1L83 = CARRY(C1_comp[10] & !SPEED[0] & !C1L63 # !C1_comp[10] & (!C1L63 # !SPEED[0]));


--C1_comp[6] is step_motor:inst1|comp[6]
--operation mode is arithmetic

C1_comp[6]_carry_eqn = C1L82;
C1_comp[6]_lut_out = C1_comp[6] $ SPEED[0] $ C1_comp[6]_carry_eqn;
C1_comp[6] = DFFEAS(C1_comp[6]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L03 is step_motor:inst1|comp[6]~485
--operation mode is arithmetic

C1L03 = CARRY(C1_comp[6] & !SPEED[0] & !C1L82 # !C1_comp[6] & (!C1L82 # !SPEED[0]));


--C1L31 is step_motor:inst1|comp[0]~488
--operation mode is normal

C1L31 = !C1_comp[11] & !C1_comp[9] & !C1_comp[10] & !C1_comp[6];


--C1_comp[7] is step_motor:inst1|comp[7]
--operation mode is arithmetic

C1_comp[7]_carry_eqn = C1L03;
C1_comp[7]_lut_out = C1_comp[7] $ SPEED[0] $ !C1_comp[7]_carry_eqn;
C1_comp[7] = DFFEAS(C1_comp[7]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L23 is step_motor:inst1|comp[7]~490
--operation mode is arithmetic

C1L23 = CARRY(C1_comp[7] & (SPEED[0] # !C1L03) # !C1_comp[7] & SPEED[0] & !C1L03);


--C1_comp[8] is step_motor:inst1|comp[8]
--operation mode is arithmetic

C1_comp[8]_carry_eqn = C1L23;
C1_comp[8]_lut_out = C1_comp[8] $ SPEED[0] $ C1_comp[8]_carry_eqn;
C1_comp[8] = DFFEAS(C1_comp[8]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L43 is step_motor:inst1|comp[8]~494
--operation mode is arithmetic

C1L43 = CARRY(C1_comp[8] & !SPEED[0] & !C1L23 # !C1_comp[8] & (!C1L23 # !SPEED[0]));


--C1L41 is step_motor:inst1|comp[0]~497
--operation mode is normal

C1L41 = C1L2 & C1L31 & !C1_comp[7] & !C1_comp[8];


--C1_comp[1] is step_motor:inst1|comp[1]
--operation mode is arithmetic

C1_comp[1]_carry_eqn = C1L51;
C1_comp[1]_lut_out = C1_comp[1] $ SPEED[0] $ !C1_comp[1]_carry_eqn;
C1_comp[1] = DFFEAS(C1_comp[1]_lut_out, C1_osc, VCC, , C1L71, VCC, , , C1L21);

--C1L02 is step_motor:inst1|comp[1]~499
--operation mode is arithmetic

C1L02 = CARRY(C1_comp[1] & (SPEED[0] # !C1L51) # !C1_comp[1] & SPEED[0] & !C1L51);


--C1_comp[0] is step_motor:inst1|comp[0]
--operation mode is arithmetic

C1_comp[0]_carry_eqn = C1L81;
C1_comp[0]_lut_out = C1L5 $ C1_comp[0] $ C1_comp[0]_carry_eqn;
C1_comp[0] = DFFEAS(C1_comp[0]_lut_out, C1_osc, VCC, , C1L71, ~GND, , , C1L21);

--C1L51 is step_motor:inst1|comp[0]~503
--operation mode is arithmetic

C1L51 = CARRY(C1L5 & !C1_comp[0] & !C1L81 # !C1L5 & (!C1L81 # !C1_comp[0]));


--C1L61 is step_motor:inst1|comp[0]~506
--operation mode is normal

C1L61 = SPEED[0] & !SPEED[1] & (!C1_comp[0] # !C1_comp[1]);


--C1L71 is step_motor:inst1|comp[0]~507
--operation mode is normal

C1L71 = C1L41 & !C1L61 & (!C1_comp[1] # !C1L21) # !C1L41 & !C1L21;


--C1L78 is step_motor:inst1|LessThan~544
--operation mode is arithmetic

C1L78 = CARRY(C1_d_ff[9] & (!C1L09 # !C1_comp[9]) # !C1_d_ff[9] & !C1_comp[9] & !C1L09);


--B1_QN[13] is fenping:inst|QN[13]
--operation mode is arithmetic

B1_QN[13]_carry_eqn = B1L72;
B1_QN[13]_lut_out = B1_QN[13] $ (!B1_QN[13]_carry_eqn);
B1_QN[13] = DFFEAS(B1_QN[13]_lut_out, GCLK3, VCC, , , VCC, B1_QN[17], , );

--B1L92 is fenping:inst|QN[13]~143
--operation mode is arithmetic

B1L92 = CARRY(!B1_QN[13] & (!B1L72));


--C1_d_ff[9] is step_motor:inst1|d_ff[9]
--operation mode is arithmetic

C1_d_ff[9]_carry_eqn = C1L85;
C1_d_ff[9]_lut_out = C1_d_ff[9] $ (C1_d_ff[9]_carry_eqn);
C1_d_ff[9] = DFFEAS(C1_d_ff[9]_lut_out, B1_QN[16], VCC, , , , , !C1L38, );

--C1L06 is step_motor:inst1|d_ff[9]~130
--operation mode is arithmetic

C1L06 = CARRY(!C1L85 # !C1_d_ff[9]);


--C1_delay[2] is step_motor:inst1|delay[2]
--operation mode is arithmetic

C1_delay[2]_carry_eqn = C1L86;
C1_delay[2]_lut_out = C1_delay[2] $ (!C1_delay[2]_carry_eqn);
C1_delay[2] = DFFEAS(C1_delay[2]_lut_out, B1_QN[16], VCC, , , , , C1L88, );

--C1L07 is step_motor:inst1|delay[2]~107
--operation mode is arithmetic

C1L07 = CARRY(C1_delay[2] & (!C1L86));


--C1_delay[3] is step_motor:inst1|delay[3]
--operation mode is arithmetic

C1_delay[3]_carry_eqn = C1L07;
C1_delay[3]_lut_out = C1_delay[3] $ (C1_delay[3]_carry_eqn);
C1_delay[3] = DFFEAS(C1_delay[3]_lut_out, B1_QN[16], VCC, , , , , C1L88, );

--C1L27 is step_motor:inst1|delay[3]~111
--operation mode is arithmetic

C1L27 = CARRY(!C1L07 # !C1_delay[3]);


--C1L37 is step_motor:inst1|delay[3]~114
--operation mode is normal

C1L37 = !C1_delay[2] & !C1_delay[3];


--C1_delay[1] is step_motor:inst1|delay[1]
--operation mode is arithmetic

C1_delay[1]_carry_eqn = C1L66;
C1_delay[1]_lut_out = C1_delay[1] $ (C1_delay[1]_carry_eqn);
C1_delay[1] = DFFEAS(C1_delay[1]_lut_out, B1_QN[16], VCC, , , , , C1L88, );

--C1L86 is step_motor:inst1|delay[1]~116
--operation mode is arithmetic

C1L86 = CARRY(!C1L66 # !C1_delay[1]);


--C1_delay[5] is step_motor:inst1|delay[5]
--operation mode is normal

C1_delay[5]_carry_eqn = C1L57;
C1_delay[5]_lut_out = C1_delay[5] $ (C1_delay[5]_carry_eqn);
C1_delay[5] = DFFEAS(C1_delay[5]_lut_out, B1_QN[16], VCC, , , , , C1L88, );