seg7disp.flow.rpt

这是一个用VHDL语言写的数码管程序.有用着

Flow report for SEG7DISP
Sat Oct 21 18:06:54 2006
Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Elapsed Time
  5. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+-------------------------+-----------------------------------------------+
; Flow Status             ; Successful - Sat Oct 21 18:06:54 2006         ;
; Quartus II Version      ; 5.0 Build 171 11/03/2005 SP 2 SJ Full Version ;
; Revision Name           ; SEG7DISP                                      ;
; Top-level Entity Name   ; SEG7DISP                                      ;
; Family                  ; MAX II                                        ;
; Device                  ; EPM240T100C5                                  ;
; Timing Models           ; Final                                         ;
; Met timing requirements ; Yes                                           ;
; Total logic elements    ; 43 / 240 ( 17 % )                             ;
; Total pins              ; 21 / 80 ( 26 % )                              ;
; Total virtual pins      ; 0                                             ;
; UFM blocks              ; 0 / 1 ( 0 % )                                 ;
+-------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/21/2006 18:06:48 ;
; Main task         ; Compilation         ;
; Revision Name     ; SEG7DISP            ;
+-------------------+---------------------+


+-------------------------------------+
; Flow Elapsed Time                   ;
+----------------------+--------------+
; Module Name          ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:00:01     ;
; Fitter               ; 00:00:01     ;
; Assembler            ; 00:00:01     ;
; Timing Analyzer      ; 00:00:00     ;
; Total                ; 00:00:03     ;
+----------------------+--------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SEG7DISP -c SEG7DISP
quartus_fit --read_settings_files=off --write_settings_files=off SEG7DISP -c SEG7DISP
quartus_asm --read_settings_files=off --write_settings_files=off SEG7DISP -c SEG7DISP
quartus_tan --read_settings_files=off --write_settings_files=off SEG7DISP -c SEG7DISP