📄 pwm16.lis
字号:
00F7 CPU_F: equ F7h ; CPU Flag Register Access (RO)
0000 ; Use FLAG_ masks defined at top of file
0000
00FE CPU_SCR1: equ FEh ; CPU Status and Control Register #1 (#)
0010 CPU_SCR1_SLIMO: equ 10h ; MASK: Slow IMO (internal main osc) enable
0080 CPU_SCR1_IRESS: equ 80h ; MASK: flag, Internal Reset Status bit
0008 CPU_SCR1_ECO_ALWD_WR: equ 08h ; MASK: flag, ECO allowed has been written
0004 CPU_SCR1_ECO_ALLOWED: equ 04h ; MASK: ECO allowed to be enabled
0001 CPU_SCR1_IRAMDIS: equ 01h ; MASK: Disable RAM initialization on WDR
0000
00FF CPU_SCR0: equ FFh ; CPU Status and Control Register #2 (#)
0080 CPU_SCR0_GIE_MASK: equ 80h ; MASK: Global Interrupt Enable shadow
0020 CPU_SCR0_WDRS_MASK: equ 20h ; MASK: Watch Dog Timer Reset
0010 CPU_SCR0_PORS_MASK: equ 10h ; MASK: power-on reset bit PORS
0008 CPU_SCR0_SLEEP_MASK: equ 08h ; MASK: Enable Sleep
0001 CPU_SCR0_STOP_MASK: equ 01h ; MASK: Halt CPU bit
0000
0000
0000 ;;=============================================================================
0000 ;; Register Space, Bank 1
0000 ;;=============================================================================
0000
0000 ;------------------------------------------------
0000 ; Port Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000 ; Port 0
0000 PRT0DM0: equ 00h ; Port 0 Drive Mode 0 (RW)
0001 PRT0DM1: equ 01h ; Port 0 Drive Mode 1 (RW)
0002 PRT0IC0: equ 02h ; Port 0 Interrupt Control 0 (RW)
0003 PRT0IC1: equ 03h ; Port 0 Interrupt Control 1 (RW)
0000
0000 ; Port 1
0004 PRT1DM0: equ 04h ; Port 1 Drive Mode 0 (RW)
0005 PRT1DM1: equ 05h ; Port 1 Drive Mode 1 (RW)
0006 PRT1IC0: equ 06h ; Port 1 Interrupt Control 0 (RW)
0007 PRT1IC1: equ 07h ; Port 1 Interrupt Control 1 (RW)
0000
0000 ; Port 2
0008 PRT2DM0: equ 08h ; Port 2 Drive Mode 0 (RW)
0009 PRT2DM1: equ 09h ; Port 2 Drive Mode 1 (RW)
000A PRT2IC0: equ 0Ah ; Port 2 Interrupt Control 0 (RW)
000B PRT2IC1: equ 0Bh ; Port 2 Interrupt Control 1 (RW)
0000
0000 ; Port 3
000C PRT3DM0: equ 0Ch ; Port 3 Drive Mode 0 (RW)
000D PRT3DM1: equ 0Dh ; Port 3 Drive Mode 1 (RW)
000E PRT3IC0: equ 0Eh ; Port 3 Interrupt Control 0 (RW)
000F PRT3IC1: equ 0Fh ; Port 3 Interrupt Control 1 (RW)
0000
0000 ; Port 4
0010 PRT4DM0: equ 10h ; Port 4 Drive Mode 0 (RW)
0011 PRT4DM1: equ 11h ; Port 4 Drive Mode 1 (RW)
0012 PRT4IC0: equ 12h ; Port 4 Interrupt Control 0 (RW)
0013 PRT4IC1: equ 13h ; Port 4 Interrupt Control 1 (RW)
0000
0000 ; Port 5
0014 PRT5DM0: equ 14h ; Port 5 Drive Mode 0 (RW)
0015 PRT5DM1: equ 15h ; Port 5 Drive Mode 1 (RW)
0016 PRT5IC0: equ 16h ; Port 5 Interrupt Control 0 (RW)
0017 PRT5IC1: equ 17h ; Port 5 Interrupt Control 1 (RW)
0000
0000 ;------------------------------------------------
0000 ; Digital PSoC(tm) block Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000
0000 ; Digital PSoC block 00, Basic Type B
0020 DBB00FN: equ 20h ; Function Register (RW)
0021 DBB00IN: equ 21h ; Input Register (RW)
0022 DBB00OU: equ 22h ; Output Register (RW)
0000
0000 ; Digital PSoC block 01, Basic Type B
0024 DBB01FN: equ 24h ; Function Register (RW)
0025 DBB01IN: equ 25h ; Input Register (RW)
0026 DBB01OU: equ 26h ; Output Register (RW)
0000
0000 ; Digital PSoC block 02, Communications Type B
0028 DCB02FN: equ 28h ; Function Register (RW)
0029 DCB02IN: equ 29h ; Input Register (RW)
002A DCB02OU: equ 2Ah ; Output Register (RW)
0000
0000 ; Digital PSoC block 03, Communications Type B
002C DCB03FN: equ 2Ch ; Function Register (RW)
002D DCB03IN: equ 2Dh ; Input Register (RW)
002E DCB03OU: equ 2Eh ; Output Register (RW)
0000
0000 ; Digital PSoC block 10, Basic Type B
0030 DBB10FN: equ 30h ; Function Register (RW)
0031 DBB10IN: equ 31h ; Input Register (RW)
0032 DBB10OU: equ 32h ; Output Register (RW)
0000
0000 ; Digital PSoC block 11, Basic Type B
0034 DBB11FN: equ 34h ; Function Register (RW)
0035 DBB11IN: equ 35h ; Input Register (RW)
0036 DBB11OU: equ 36h ; Output Register (RW)
0000
0000 ; Digital PSoC block 12, Communications Type B
0038 DCB12FN: equ 38h ; Function Register (RW)
0039 DCB12IN: equ 39h ; Input Register (RW)
003A DCB12OU: equ 3Ah ; Output Register (RW)
0000
0000 ; Digital PSoC block 13, Communications Type B
003C DCB13FN: equ 3Ch ; Function Register (RW)
003D DCB13IN: equ 3Dh ; Input Register (RW)
003E DCB13OU: equ 3Eh ; Output Register (RW)
0000
0000 ;------------------------------------------------
0000 ; System and Global Resource Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000
0060 CLK_CR0: equ 60h ; Analog Column Clock Select Register 0 (RW)
00C0 CLK_CR0_ACOLUMN_3: equ C0h ; MASK: Specify clock for analog cloumn
0030 CLK_CR0_ACOLUMN_2: equ 30h ; MASK: Specify clock for analog cloumn
000C CLK_CR0_ACOLUMN_1: equ 0Ch ; MASK: Specify clock for analog cloumn
0003 CLK_CR0_ACOLUMN_0: equ 03h ; MASK: Specify clock for analog cloumn
0000
0061 CLK_CR1: equ 61h ; Analog Clock Source Select Register 1 (RW)
0040 CLK_CR1_SHDIS: equ 40h ; MASK: Sample and Hold Disable (all Columns)
0038 CLK_CR1_ACLK1: equ 38h ; MASK: Digital PSoC block for analog source
0007 CLK_CR1_ACLK2: equ 07h ; MASK: Digital PSoC block for analog source
0000
0062 ABF_CR0: equ 62h ; Analog Output Buffer Control Register 0 (RW)
0080 ABF_CR0_ACOL1MUX: equ 80h ; MASK: Analog Column 1 Mux control
0040 ABF_CR0_ACOL2MUX: equ 40h ; MASK: Analog Column 2 Mux control
0020 ABF_CR0_ABUF1EN: equ 20h ; MASK: Enable ACol 1 analog buffer (P0[5])
0010 ABF_CR0_ABUF2EN: equ 10h ; MASK: Enable ACol 2 analog buffer (P0[4])
0008 ABF_CR0_ABUF0EN: equ 08h ; MASK: Enable ACol 0 analog buffer (P0[3])
0004 ABF_CR0_ABUF3EN: equ 04h ; MASK: Enable ACol 3 analog buffer (P0[2])
0002 ABF_CR0_BYPASS: equ 02h ; MASK: Bypass the analog buffers
0001 ABF_CR0_PWR: equ 01h ; MASK: High power mode on all analog buffers
0000
0063 AMD_CR0: equ 63h ; Analog Modulator Control Register 0 (RW)
0070 AMD_CR0_AMOD2: equ 70h ; MASK: Modulation source for analog column 2
0007 AMD_CR0_AMOD0: equ 07h ; MASK: Modulation source for analog column 1
0000
0066 AMD_CR1: equ 66h ; Analog Modulator Control Register 1 (RW)
0070 AMD_CR1_AMOD3: equ 70h ; MASK: Modulation ctrl for analog column 3
0007 AMD_CR1_AMOD1: equ 07h ; MASK: Modulation ctrl for analog column 1
0000
0067 ALT_CR0: equ 67h ; Analog Look Up Table (LUT) Register 0 (RW)
00F0 ALT_CR0_LUT1: equ F0h ; MASK: Look up table 1 selection
000F ALT_CR0_LUT0: equ 0Fh ; MASK: Look up table 0 selection
0000
0068 ALT_CR1: equ 68h ; Analog Look Up Table (LUT) Register 1 (RW)
00F0 ALT_CR1_LUT3: equ F0h ; MASK: Look up table 3 selection
000F ALT_CR1_LUT2: equ 0Fh ; MASK: Look up table 2 selection
0000
0069 CLK_CR2: equ 69h ; Analog Clock Source Control Register 2 (RW)
0008 CLK_CR2_ACLK1R: equ 08h ; MASK: Analog Clock 1 selection range
0001 CLK_CR2_ACLK0R: equ 01h ; MASK: Analog Clock 0 selection range
0000
0000 ;------------------------------------------------
0000 ; Global Digital Interconnects
0000 ;------------------------------------------------
0000
00D0 GDI_O_IN: equ D0h ; Global Dig Interconnect Odd Inputs Reg (RW)
00D1 GDI_E_IN: equ D1h ; Global Dig Interconnect Even Inputs Reg (RW)
00D2 GDI_O_OU: equ D2h ; Global Dig Interconnect Odd Outputs Reg (RW)
00D3 GDI_E_OU: equ D3h ; Global Dig Interconnect Even Outputs Reg (RW)
0000
0000 ;------------------------------------------------
0000 ; Clock and System Control Registers
0000 ;------------------------------------------------
0000
00DD OSC_GO_EN: equ DDh ; Oscillator to Global Outputs Enable Register (RW)
0080 OSC_GOEN_SLPINT: equ 80h ; Enable Sleep Timer onto GOE[7]
0040 OSC_GOEN_VC3: equ 40h ; Enable VC3 onto GOE[6]
0020 OSC_GOEN_VC2: equ 20h ; Enable VC2 onto GOE[5]
0010 OSC_GOEN_VC1: equ 10h ; Enable VC1 onto GOE[4]
0008 OSC_GOEN_SYSCLKX2: equ 08h ; Enable 2X SysClk onto GOE[3]
0004 OSC_GOEN_SYSCLK: equ 04h ; Enable 1X SysClk onto GOE[2]
0002 OSC_GOEN_CLK24M: equ 02h ; Enable 24 MHz clock onto GOE[1]
0001 OSC_GOEN_CLK32K: equ 01h ; Enable 32 kHz clock onto GOE[0]
0000
00DE OSC_CR4: equ DEh ; Oscillator Control Register 4 (RW)
0003 OSC_CR4_VC3: equ 03h ; MASK: System VC3 Clock source
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -