📄 pwm16.lis
字号:
0078 ACB02CR3: equ 78h ; Control register 3 (RW)
0079 ACB02CR0: equ 79h ; Control register 0 (RW)
007A ACB02CR1: equ 7Ah ; Control register 1 (RW)
007B ACB02CR2: equ 7Bh ; Control register 2 (RW)
0000
0000 ; Continuous Time PSoC block Type B Row 0 Col 3
007C ACB03CR3: equ 7Ch ; Control register 3 (RW)
007D ACB03CR0: equ 7Dh ; Control register 0 (RW)
007E ACB03CR1: equ 7Eh ; Control register 1 (RW)
007F ACB03CR2: equ 7Fh ; Control register 2 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 1 Col 0
0080 ASC10CR0: equ 80h ; Control register 0 (RW)
0081 ASC10CR1: equ 81h ; Control register 1 (RW)
0082 ASC10CR2: equ 82h ; Control register 2 (RW)
0083 ASC10CR3: equ 83h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 1 Col 1
0084 ASD11CR0: equ 84h ; Control register 0 (RW)
0085 ASD11CR1: equ 85h ; Control register 1 (RW)
0086 ASD11CR2: equ 86h ; Control register 2 (RW)
0087 ASD11CR3: equ 87h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 1 Col 2
0088 ASC12CR0: equ 88h ; Control register 0 (RW)
0089 ASC12CR1: equ 89h ; Control register 1 (RW)
008A ASC12CR2: equ 8Ah ; Control register 2 (RW)
008B ASC12CR3: equ 8Bh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 1 Col 3
008C ASD13CR0: equ 8Ch ; Control register 0 (RW)
008D ASD13CR1: equ 8Dh ; Control register 1 (RW)
008E ASD13CR2: equ 8Eh ; Control register 2 (RW)
008F ASD13CR3: equ 8Fh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 2 Col 0
0090 ASD20CR0: equ 90h ; Control register 0 (RW)
0091 ASD20CR1: equ 91h ; Control register 1 (RW)
0092 ASD20CR2: equ 92h ; Control register 2 (RW)
0093 ASD20CR3: equ 93h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 2 Col 1
0094 ASC21CR0: equ 94h ; Control register 0 (RW)
0095 ASC21CR1: equ 95h ; Control register 1 (RW)
0096 ASC21CR2: equ 96h ; Control register 2 (RW)
0097 ASC21CR3: equ 97h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 2 Col 2
0098 ASD22CR0: equ 98h ; Control register 0 (RW)
0099 ASD22CR1: equ 99h ; Control register 1 (RW)
009A ASD22CR2: equ 9Ah ; Control register 2 (RW)
009B ASD22CR3: equ 9Bh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 2 Col 3
009C ASC23CR0: equ 9Ch ; Control register 0 (RW)
009D ASC23CR1: equ 9Dh ; Control register 1 (RW)
009E ASC23CR2: equ 9Eh ; Control register 2 (RW)
009F ASC23CR3: equ 9Fh ; Control register 3 (RW)
0000
0000 ;------------------------------------------------
0000 ; Row Digital Interconnects
0000 ;
0000 ; Note: the following registers are mapped into
0000 ; both register bank 0 AND register bank 1.
0000 ;------------------------------------------------
0000
00B0 RDI0RI: equ B0h ; Row Digital Interconnect Row 0 Input Reg (RW)
00B1 RDI0SYN: equ B1h ; Row Digital Interconnect Row 0 Sync Reg (RW)
00B2 RDI0IS: equ B2h ; Row 0 Input Select Register (RW)
00B3 RDI0LT0: equ B3h ; Row 0 Look Up Table Register 0 (RW)
00B4 RDI0LT1: equ B4h ; Row 0 Look Up Table Register 1 (RW)
00B5 RDI0RO0: equ B5h ; Row 0 Output Register 0 (RW)
00B6 RDI0RO1: equ B6h ; Row 0 Output Register 1 (RW)
0000
00B8 RDI1RI: equ B8h ; Row Digital Interconnect Row 1 Input Reg (RW)
00B9 RDI1SYN: equ B9h ; Row Digital Interconnect Row 1 Sync Reg (RW)
00BA RDI1IS: equ BAh ; Row 1 Input Select Register (RW)
00BB RDI1LT0: equ BBh ; Row 1 Look Up Table Register 0 (RW)
00BC RDI1LT1: equ BCh ; Row 1 Look Up Table Register 1 (RW)
00BD RDI1RO0: equ BDh ; Row 1 Output Register 0 (RW)
00BE RDI1RO1: equ BEh ; Row 1 Output Register 1 (RW)
0000
0000 ;------------------------------------------------
0000 ; I2C Configuration Registers
0000 ;------------------------------------------------
00D6 I2C_CFG: equ D6h ; I2C Configuration Register (RW)
0040 I2C_CFG_PINSEL: equ 40h ; MASK: Select P1[0] and P1[1] for I2C
0020 I2C_CFG_BUSERR_IE: equ 20h ; MASK: Enable interrupt on Bus Error
0010 I2C_CFG_STOP_IE: equ 10h ; MASK: Enable interrupt on Stop
0000 I2C_CFG_CLK_RATE_100K: equ 00h ; MASK: I2C clock set at 100K
0004 I2C_CFG_CLK_RATE_400K: equ 04h ; MASK: I2C clock set at 400K
0008 I2C_CFG_CLK_RATE_50K: equ 08h ; MASK: I2C clock set at 50K
000C I2C_CFG_CLK_RATE_1M6: equ 0Ch ; MASK: I2C clock set at 1.6M
000C I2C_CFG_CLK_RATE: equ 0Ch ; MASK: I2C clock rate setting mask
0002 I2C_CFG_PSELECT_MASTER: equ 02h ; MASK: Enable I2C Master
0001 I2C_CFG_PSELECT_SLAVE: equ 01h ; MASK: Enable I2C Slave
0000
00D7 I2C_SCR: equ D7h ; I2C Status and Control Register (#)
0080 I2C_SCR_BUSERR: equ 80h ; MASK: I2C Bus Error detected (RC)
0040 I2C_SCR_LOSTARB: equ 40h ; MASK: I2C Arbitration lost (RC)
0020 I2C_SCR_STOP: equ 20h ; MASK: I2C Stop detected (RC)
0010 I2C_SCR_ACK: equ 10h ; MASK: ACK the last byte (RW)
0008 I2C_SCR_ADDR: equ 08h ; MASK: Address rcv'd is Slave address (RC)
0004 I2C_SCR_XMIT: equ 04h ; MASK: Set transfer to tranmit mode (RW)
0002 I2C_SCR_LRB: equ 02h ; MASK: Last recieved bit (RC)
0001 I2C_SCR_BYTECOMPLETE: equ 01h ; MASK: Transfer of byte complete (RC)
0000
00D8 I2C_DR: equ D8h ; I2C Data Register (RW)
0000
00D9 I2C_MSCR: equ D9h ; I2C Master Status and Control Register (#)
0008 I2C_MSCR_BUSY: equ 08h ; MASK: I2C Busy (Start detected) (R)
0004 I2C_MSCR_MODE: equ 04h ; MASK: Start has been generated (R)
0002 I2C_MSCR_RESTART: equ 02h ; MASK: Generate a Restart condition (RW)
0001 I2C_MSCR_START: equ 01h ; MASK: Generate a Start condition (RW)
0000
0000 ;------------------------------------------------
0000 ; System and Global Resource Registers
0000 ;------------------------------------------------
00DA INT_CLR0: equ DAh ; Interrupt Clear Register 0 (RW)
0000 ; Use INT_MSK0 bit field masks
00DB INT_CLR1: equ DBh ; Interrupt Clear Register 1 (RW)
0000 ; Use INT_MSK1 bit field masks
00DD INT_CLR3: equ DDh ; Interrupt Clear Register 3 (RW)
0000 ; Use INT_MSK3 bit field masks
0000
00DE INT_MSK3: equ DEh ; I2C and Software Mask Register (RW)
0080 INT_MSK3_ENSWINT: equ 80h ; MASK: enable/disable SW interrupt
0001 INT_MSK3_I2C: equ 01h ; MASK: enable/disable I2C interrupt
0000
00E0 INT_MSK0: equ E0h ; General Interrupt Mask Register (RW)
0080 INT_MSK0_VC3: equ 80h ; MASK: enable/disable VC3 interrupt
0040 INT_MSK0_SLEEP: equ 40h ; MASK: enable/disable sleep interrupt
0020 INT_MSK0_GPIO: equ 20h ; MASK: enable/disable GPIO interrupt
0010 INT_MSK0_ACOLUMN_3: equ 10h ; MASK: enable/disable Analog col 3 interrupt
0008 INT_MSK0_ACOLUMN_2: equ 08h ; MASK: enable/disable Analog col 2 interrupt
0004 INT_MSK0_ACOLUMN_1: equ 04h ; MASK: enable/disable Analog col 1 interrupt
0002 INT_MSK0_ACOLUMN_0: equ 02h ; MASK: enable/disable Analog col 0 interrupt
0001 INT_MSK0_VOLTAGE_MONITOR: equ 01h ; MASK: enable/disable Volts interrupt
0000
00E1 INT_MSK1: equ E1h ; Digital PSoC block Mask Register (RW)
0080 INT_MSK1_DCB13: equ 80h ; MASK: enable/disable DCB13 block interrupt
0040 INT_MSK1_DCB12: equ 40h ; MASK: enable/disable DCB12 block interrupt
0020 INT_MSK1_DBB11: equ 20h ; MASK: enable/disable DBB11 block interrupt
0010 INT_MSK1_DBB10: equ 10h ; MASK: enable/disable DBB10 block interrupt
0008 INT_MSK1_DCB03: equ 08h ; MASK: enable/disable DCB03 block interrupt
0004 INT_MSK1_DCB02: equ 04h ; MASK: enable/disable DCB02 block interrupt
0002 INT_MSK1_DBB01: equ 02h ; MASK: enable/disable DBB01 block interrupt
0001 INT_MSK1_DBB00: equ 01h ; MASK: enable/disable DBB00 block interrupt
0000
00E2 INT_VC: equ E2h ; Interrupt vector register (RC)
00E3 RES_WDT: equ E3h ; Watch Dog Timer Register (W)
0000
0000 ; DECIMATOR Registers
00E4 DEC_DH: equ E4h ; Data Register (high byte) (RC)
00E5 DEC_DL: equ E5h ; Data Register ( low byte) (RC)
00E6 DEC_CR0: equ E6h ; Data Control Register 0 (RW)
00E7 DEC_CR1: equ E7h ; Data Control Register 1 (RW)
0000
0000 ; Multiplier and MAC (Multiply/Accumulate) Unit
00E8 MUL_X: equ E8h ; Multiplier X Register (write) (W)
00E9 MUL_Y: equ E9h ; Multiplier Y Register (write) (W)
00EA MUL_DH: equ EAh ; Multiplier Result Data (high byte read) (R)
00EB MUL_DL: equ EBh ; Multiplier Result Data ( low byte read) (R)
00EC MAC_X: equ ECh ; write = MAC X register [also see ACC_DR1]
00EC ACC_DR1: equ MAC_X ; read = MAC Accumulator, byte 1 (RW)
00ED MAC_Y: equ EDh ; write = MAC Y register [also see ACC_DR0]
00ED ACC_DR0: equ MAC_Y ; read = MAC Accumulator, byte 0 (RW)
00EE MAC_CL0: equ EEh ; write = MAC Clear Accum [also see ACC_DR3]
00EE ACC_DR3: equ MAC_CL0 ; read = MAC Accumulator, byte 3 (RW)
00EF MAC_CL1: equ EFh ; write = MAC Clear Accum [also see ACC_DR2]
00EF ACC_DR2: equ MAC_CL1 ; read = MAC Accumulator, byte 2 (RW)
0000
0000 ;------------------------------------------------------
0000 ; System Status and Control Registers
0000 ;
0000 ; Note: The following registers are mapped into both
0000 ; register bank 0 AND register bank 1.
0000 ;------------------------------------------------------
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -