smartsopc_board_cyclone_1c6.tan.summary

sopc开发板标准NIOSII模块

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 1.944 ns
From           : D[6]
To             : SmartSOPC_Board_Cyclone_1C6:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[6]
From Clock     : 
To Clock       : SYS_CLK1
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 2.671 ns
From           : SmartSOPC_Board_Cyclone_1C6:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_writen
To             : nWE
From Clock     : SYS_CLK1
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.124 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.836 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
From Clock     : 
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'SYS_CLK:inst1|altpll:altpll_component|_clk0'
Slack          : 0.700 ns
Required Time  : 60.00 MHz ( period = 16.666 ns )
Actual Time    : 62.63 MHz ( period = 15.966 ns )
From           : SmartSOPC_Board_Cyclone_1C6:inst|cpu_0:the_cpu_0|i_read
To             : SmartSOPC_Board_Cyclone_1C6:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_address[7]
From Clock     : SYS_CLK:inst1|altpll:altpll_component|_clk0
To Clock       : SYS_CLK:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 89.59 MHz ( period = 11.162 ns )
From           : sld_hub:sld_hub_inst|jtag_debug_mode_usr1
To             : SmartSOPC_Board_Cyclone_1C6:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'SYS_CLK:inst1|altpll:altpll_component|_clk0'
Slack          : 0.822 ns
Required Time  : 60.00 MHz ( period = 16.666 ns )
Actual Time    : N/A
From           : SmartSOPC_Board_Cyclone_1C6:inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]
To             : SmartSOPC_Board_Cyclone_1C6:inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]
From Clock     : SYS_CLK:inst1|altpll:altpll_component|_clk0
To Clock       : SYS_CLK:inst1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------