address.v

来自「FPGA编写的三角波发生器」· Verilog 代码 · 共 9 行

module address(clk,out);
input clk;
output[9:0] out;
reg[9:0] out;
always@(posedge clk)
begin
	out=out+10'd1;
end
endmodule