📄 workonebeta.vo

📁 Verilog实现的DDS正弦信号发生器和测频测相模块
💻 VO
📖 第 1 页 / 共 5 页
字号:
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ReadU0|Counter [1]),
	.cout(),
	.cout0(\ReadU0|Counter[1]~28 ),
	.cout1(\ReadU0|Counter[1]~28COUT1 ));
// synopsys translate_off
defparam \ReadU0|Counter[1] .lut_mask = "6688";
defparam \ReadU0|Counter[1] .operation_mode = "arithmetic";
defparam \ReadU0|Counter[1] .output_mode = "reg_only";
defparam \ReadU0|Counter[1] .register_cascade_mode = "off";
defparam \ReadU0|Counter[1] .sum_lutc_input = "datac";
defparam \ReadU0|Counter[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y3_N2
cyclone_lcell \ReadU0|Counter[2] (
// Equation(s):
// \ReadU0|Counter [2] = DFFEAS(\ReadU0|Counter [2] $ (\ReadU0|Counter[1]~28 ), GLOBAL(\ReadClock~combout ), !GLOBAL(\Reset~combout ), , , , , , )
// \ReadU0|Counter[2]~27  = CARRY(!\ReadU0|Counter[1]~28  # !\ReadU0|Counter [2])
// \ReadU0|Counter[2]~27COUT1  = CARRY(!\ReadU0|Counter[1]~28COUT1  # !\ReadU0|Counter [2])

	.clk(\ReadClock~combout ),
	.dataa(\ReadU0|Counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ReadU0|Counter[1]~28 ),
	.cin1(\ReadU0|Counter[1]~28COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ReadU0|Counter [2]),
	.cout(),
	.cout0(\ReadU0|Counter[2]~27 ),
	.cout1(\ReadU0|Counter[2]~27COUT1 ));
// synopsys translate_off
defparam \ReadU0|Counter[2] .cin0_used = "true";
defparam \ReadU0|Counter[2] .cin1_used = "true";
defparam \ReadU0|Counter[2] .lut_mask = "5a5f";
defparam \ReadU0|Counter[2] .operation_mode = "arithmetic";
defparam \ReadU0|Counter[2] .output_mode = "reg_only";
defparam \ReadU0|Counter[2] .register_cascade_mode = "off";
defparam \ReadU0|Counter[2] .sum_lutc_input = "cin";
defparam \ReadU0|Counter[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y3_N3
cyclone_lcell \ReadU0|Counter[3] (
// Equation(s):
// \ReadU0|Counter [3] = DFFEAS(\ReadU0|Counter [3] $ !\ReadU0|Counter[2]~27 , GLOBAL(\ReadClock~combout ), !GLOBAL(\Reset~combout ), , , , , , )
// \ReadU0|Counter[3]~26  = CARRY(\ReadU0|Counter [3] & !\ReadU0|Counter[2]~27 )
// \ReadU0|Counter[3]~26COUT1  = CARRY(\ReadU0|Counter [3] & !\ReadU0|Counter[2]~27COUT1 )

	.clk(\ReadClock~combout ),
	.dataa(vcc),
	.datab(\ReadU0|Counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ReadU0|Counter[2]~27 ),
	.cin1(\ReadU0|Counter[2]~27COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ReadU0|Counter [3]),
	.cout(),
	.cout0(\ReadU0|Counter[3]~26 ),
	.cout1(\ReadU0|Counter[3]~26COUT1 ));
// synopsys translate_off
defparam \ReadU0|Counter[3] .cin0_used = "true";
defparam \ReadU0|Counter[3] .cin1_used = "true";
defparam \ReadU0|Counter[3] .lut_mask = "c30c";
defparam \ReadU0|Counter[3] .operation_mode = "arithmetic";
defparam \ReadU0|Counter[3] .output_mode = "reg_only";
defparam \ReadU0|Counter[3] .register_cascade_mode = "off";
defparam \ReadU0|Counter[3] .sum_lutc_input = "cin";
defparam \ReadU0|Counter[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y3_N4
cyclone_lcell \ReadU0|Counter[4] (
// Equation(s):
// \ReadU0|Counter [4] = DFFEAS(\ReadU0|Counter [4] $ \ReadU0|Counter[3]~26 , GLOBAL(\ReadClock~combout ), !GLOBAL(\Reset~combout ), , , , , , )
// \ReadU0|Counter[4]~29  = CARRY(!\ReadU0|Counter[3]~26COUT1  # !\ReadU0|Counter [4])

	.clk(\ReadClock~combout ),
	.dataa(vcc),
	.datab(\ReadU0|Counter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ReadU0|Counter[3]~26 ),
	.cin1(\ReadU0|Counter[3]~26COUT1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ReadU0|Counter [4]),
	.cout(\ReadU0|Counter[4]~29 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ReadU0|Counter[4] .cin0_used = "true";
defparam \ReadU0|Counter[4] .cin1_used = "true";
defparam \ReadU0|Counter[4] .lut_mask = "3c3f";
defparam \ReadU0|Counter[4] .operation_mode = "arithmetic";
defparam \ReadU0|Counter[4] .output_mode = "reg_only";
defparam \ReadU0|Counter[4] .register_cascade_mode = "off";
defparam \ReadU0|Counter[4] .sum_lutc_input = "cin";
defparam \ReadU0|Counter[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y3_N5
cyclone_lcell \ReadU0|Counter[5] (
// Equation(s):
// \ReadU0|Counter [5] = DFFEAS(\ReadU0|Counter [5] $ !\ReadU0|Counter[4]~29 , GLOBAL(\ReadClock~combout ), !GLOBAL(\Reset~combout ), , , , , , )
// \ReadU0|Counter[5]~31  = CARRY(\ReadU0|Counter [5] & !\ReadU0|Counter[4]~29 )
// \ReadU0|Counter[5]~31COUT1  = CARRY(\ReadU0|Counter [5] & !\ReadU0|Counter[4]~29 )

	.clk(\ReadClock~combout ),
	.dataa(vcc),
	.datab(\ReadU0|Counter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\Reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ReadU0|Counter[4]~29 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ReadU0|Counter [5]),
	.cout(),
	.cout0(\ReadU0|Counter[5]~31 ),
	.cout1(\ReadU0|Counter[5]~31COUT1 ));
// synopsys translate_off
defparam \ReadU0|Counter[5] .cin_used = "true";
defparam \ReadU0|Counter[5] .lut_mask = "c30c";
defparam \ReadU0|Counter[5] .operation_mode = "arithmetic";
defparam \ReadU0|Counter[5] .output_mode = "reg_only";
defparam \ReadU0|Counter[5] .register_cascade_mode = "off";
defparam \ReadU0|Counter[5] .sum_lutc_input = "cin";
defparam \ReadU0|Counter[5] .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_132
cyclone_io \MeasureStart~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MeasureStart~combout ),
	.regout(),
	.padio(MeasureStart));
// synopsys translate_off
defparam \MeasureStart~I .input_async_reset = "none";
defparam \MeasureStart~I .input_power_up = "low";
defparam \MeasureStart~I .input_register_mode = "none";
defparam \MeasureStart~I .input_sync_reset = "none";
defparam \MeasureStart~I .oe_async_reset = "none";
defparam \MeasureStart~I .oe_power_up = "low";
defparam \MeasureStart~I .oe_register_mode = "none";
defparam \MeasureStart~I .oe_sync_reset = "none";
defparam \MeasureStart~I .operation_mode = "input";
defparam \MeasureStart~I .output_async_reset = "none";
defparam \MeasureStart~I .output_power_up = "low";
defparam \MeasureStart~I .output_register_mode = "none";
defparam \MeasureStart~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X15_Y7_N0
cyclone_lcell \MeasureU0|rFreClockCounter[31]~0 (
// Equation(s):
// \MeasureU0|rFreClockCounter[31]~0_combout  = \MeasureStart~combout  & (!\Reset~combout )

	.clk(gnd),
	.dataa(\MeasureStart~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\MeasureU0|rFreClockCounter[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \MeasureU0|rFreClockCounter[31]~0 .lut_mask = "00aa";
defparam \MeasureU0|rFreClockCounter[31]~0 .operation_mode = "normal";
defparam \MeasureU0|rFreClockCounter[31]~0 .output_mode = "comb_only";
defparam \MeasureU0|rFreClockCounter[31]~0 .register_cascade_mode = "off";
defparam \MeasureU0|rFreClockCounter[31]~0 .sum_lutc_input = "datac";
defparam \MeasureU0|rFreClockCounter[31]~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N1
cyclone_lcell \MeasureU0|rIndicatorLight~57 (
// Equation(s):
// \MeasureU0|rIndicatorLight~57_combout  = !\MeasureU0|rCountFinishFlag~regout  & (\MeasureU0|rIndicatorLight~56_combout )

	.clk(gnd),
	.dataa(vcc),
	.datab(\MeasureU0|rCountFinishFlag~regout ),
	.datac(vcc),
	.datad(\MeasureU0|rIndicatorLight~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\MeasureU0|rIndicatorLight~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \MeasureU0|rIndicatorLight~57 .lut_mask = "3300";
defparam \MeasureU0|rIndicatorLight~57 .operation_mode = "normal";
defparam \MeasureU0|rIndicatorLight~57 .output_mode = "comb_only";
defparam \MeasureU0|rIndicatorLight~57 .register_cascade_mode = "off";
defparam \MeasureU0|rIndicatorLight~57 .sum_lutc_input = "datac";
defparam \MeasureU0|rIndicatorLight~57 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N2
cyclone_lcell \MeasureU0|rStartExsitFlag (
// Equation(s):
// \MeasureU0|rStartExsitFlag~regout  = DFFEAS(GND, GLOBAL(\SysClock~combout ), !GLOBAL(\Reset~combout ), , \MeasureU0|rIndicatorLight~57_combout , VCC, \MeasureU0|rFreClockCounter[31]~0_combout , , )

	.clk(\SysClock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\Reset~combout ),
	.aload(\MeasureU0|rFreClockCounter[31]~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MeasureU0|rIndicatorLight~57_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
💿 文件大小 1340 K
👤 上传用户 xiaoluya54
📂 所属分类单片机开发
🏷️ 相关标签

#Verilog #DDS #正弦信号发生器 #模块
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -