ebcdcr.h

移植好的Ibm405ep bsp板极支持包

/* ebcDcr.h - IBM external bus controller DCR access assembly routines */

/*******************************************************************************
   This source and object code has been made available to you by IBM on an
   AS-IS basis.

   IT IS PROVIDED WITHOUT WARRANTY OF ANY KIND, INCLUDING THE WARRANTIES OF
   MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE OR OF NONINFRINGEMENT
   OF THIRD PARTY RIGHTS.  IN NO EVENT SHALL IBM OR ITS LICENSORS BE LIABLE
   FOR INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES.  IBM芐 OR ITS LICENSOR芐
   DAMAGES FOR ANY CAUSE OF ACTION, WHETHER IN CONTRACT OR IN TORT, AT LAW OR
   AT EQUITY, SHALL BE LIMITED TO A MAXIMUM OF $1,000 PER LICENSE.  No license
   under IBM patents or patent applications is to be implied by the copyright
   license.

   Any user of this software should understand that neither IBM nor its
   licensors will be responsible for any consequences resulting from the use
   of this software.

   Any person who transfers this source code or any derivative work must
   include the IBM copyright notice, this paragraph, and the preceding two
   paragraphs in the transferred software.

   Any person who transfers this object code or any derivative work must
   include the IBM copyright notice in the transferred software.

   COPYRIGHT   I B M   CORPORATION 2000
   LICENSED MATERIAL  -  PROGRAM PROPERTY OF  I B M"

*******************************************************************************/

/* Copyright 1984-1999 Wind River Systems, Inc. */

/*
modification history
--------------------
01b,11jul02,mcg  removed function prototypes now that sysDcr.s exists
01a,30may00,mcg  created
*/

/*
This file contains the definitions of the external bus controller DCR register
access functions.
*/

#ifndef INCebcDcrh
#define INCebcDcrh

/*
 * External Bus Controller register definitions.  Two DCRs are used
 * (address/data) to indirectly access the config registers of this controller.
 */
#define EBC0_CFGADDR  (EBC0_DCR_BASE+0x0) /* External bus controller addr reg */
#define EBC0_CFGDATA  (EBC0_DCR_BASE+0x1) /* External bus controller data reg */

  /* values for EBCx_CFGADDR register - indirect addressing of these regs */
  #define EBC_B0CR    0x00    /* periph bank 0 config reg            */
  #define EBC_B1CR    0x01    /* periph bank 1 config reg            */
  #define EBC_B2CR    0x02    /* periph bank 2 config reg            */
  #define EBC_B3CR    0x03    /* periph bank 3 config reg            */
  #define EBC_B4CR    0x04    /* periph bank 4 config reg            */
  #define EBC_B5CR    0x05    /* periph bank 5 config reg            */
  #define EBC_B6CR    0x06    /* periph bank 6 config reg            */
  #define EBC_B7CR    0x07    /* periph bank 7 config reg            */
  #define EBC_B0AP    0x10    /* periph bank 0 access parameters     */
  #define EBC_B1AP    0x11    /* periph bank 1 access parameters     */
  #define EBC_B2AP    0x12    /* periph bank 2 access parameters     */
  #define EBC_B3AP    0x13    /* periph bank 3 access parameters     */
  #define EBC_B4AP    0x14    /* periph bank 4 access parameters     */
  #define EBC_B5AP    0x15    /* periph bank 5 access parameters     */
  #define EBC_B6AP    0x16    /* periph bank 6 access parameters     */
  #define EBC_B7AP    0x17    /* periph bank 7 access parameters     */
  #define EBC_BEAR    0x20    /* periph bus error addr reg           */
  #define EBC_BESR0   0x21    /* periph bus error status reg 0       */
  #define EBC_BESR1   0x22    /* periph bus error status reg 1       */
  #define EBC_CFG     0x23    /* external periph control reg         */

#endif  /* INCebcDcrh */