mv_regs.h
来自「适合KS8695X」· C头文件 代码 · 共 1,125 行 · 第 1/4 页
H
1,125 行
#define MV64360_PCI_INTERNAL_SRAM_BASE_ADDR_LOW 0x120
#define MV64360_PCI_INTERNAL_SRAM_BASE_ADDR_HIGH 0x124
/***********************************************/
/* PCI Configuration, Function 2, Registers */
/***********************************************/
#define MV64360_PCI_DEVCS_0_BASE_ADDR_LOW 0x210
#define MV64360_PCI_DEVCS_0_BASE_ADDR_HIGH 0x214
#define MV64360_PCI_DEVCS_1_BASE_ADDR_LOW 0x218
#define MV64360_PCI_DEVCS_1_BASE_ADDR_HIGH 0x21c
#define MV64360_PCI_DEVCS_2_BASE_ADDR_LOW 0x220
#define MV64360_PCI_DEVCS_2_BASE_ADDR_HIGH 0x224
/***********************************************/
/* PCI Configuration, Function 3, Registers */
/***********************************************/
#define MV64360_PCI_DEVCS_3_BASE_ADDR_LOW 0x310
#define MV64360_PCI_DEVCS_3_BASE_ADDR_HIGH 0x314
#define MV64360_PCI_BOOT_CS_BASE_ADDR_LOW 0x318
#define MV64360_PCI_BOOT_CS_BASE_ADDR_HIGH 0x31c
#define MV64360_PCI_CPU_BASE_ADDR_LOW 0x220
#define MV64360_PCI_CPU_BASE_ADDR_HIGH 0x224
/***********************************************/
/* PCI Configuration, Function 4, Registers */
/***********************************************/
#define MV64360_PCI_P2P_MEM0_BASE_ADDR_LOW 0x410
#define MV64360_PCI_P2P_MEM0_BASE_ADDR_HIGH 0x414
#define MV64360_PCI_P2P_MEM1_BASE_ADDR_LOW 0x418
#define MV64360_PCI_P2P_MEM1_BASE_ADDR_HIGH 0x41c
#define MV64360_PCI_P2P_I_O_BASE_ADDR 0x420
#define MV64360_PCI_INTERNAL_REGS_I_O_MAPPED_BASE_ADDR 0x424
/****************************************/
/* Messaging Unit Registers (I20) */
/****************************************/
#define MV64360_I2O_INBOUND_MESSAGE_REG0_PCI_0_SIDE 0x010
#define MV64360_I2O_INBOUND_MESSAGE_REG1_PCI_0_SIDE 0x014
#define MV64360_I2O_OUTBOUND_MESSAGE_REG0_PCI_0_SIDE 0x018
#define MV64360_I2O_OUTBOUND_MESSAGE_REG1_PCI_0_SIDE 0x01C
#define MV64360_I2O_INBOUND_DOORBELL_REG_PCI_0_SIDE 0x020
#define MV64360_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE 0x024
#define MV64360_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE 0x028
#define MV64360_I2O_OUTBOUND_DOORBELL_REG_PCI_0_SIDE 0x02C
#define MV64360_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE 0x030
#define MV64360_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE 0x034
#define MV64360_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE 0x040
#define MV64360_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE 0x044
#define MV64360_I2O_QUEUE_CONTROL_REG_PCI_0_SIDE 0x050
#define MV64360_I2O_QUEUE_BASE_ADDR_REG_PCI_0_SIDE 0x054
#define MV64360_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE 0x060
#define MV64360_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE 0x064
#define MV64360_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE 0x068
#define MV64360_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE 0x06C
#define MV64360_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE 0x070
#define MV64360_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE 0x074
#define MV64360_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE 0x0F8
#define MV64360_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE 0x0FC
#define MV64360_I2O_INBOUND_MESSAGE_REG0_PCI_1_SIDE 0x090
#define MV64360_I2O_INBOUND_MESSAGE_REG1_PCI_1_SIDE 0x094
#define MV64360_I2O_OUTBOUND_MESSAGE_REG0_PCI_1_SIDE 0x098
#define MV64360_I2O_OUTBOUND_MESSAGE_REG1_PCI_1_SIDE 0x09C
#define MV64360_I2O_INBOUND_DOORBELL_REG_PCI_1_SIDE 0x0A0
#define MV64360_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE 0x0A4
#define MV64360_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE 0x0A8
#define MV64360_I2O_OUTBOUND_DOORBELL_REG_PCI_1_SIDE 0x0AC
#define MV64360_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE 0x0B0
#define MV64360_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE 0x0B4
#define MV64360_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE 0x0C0
#define MV64360_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE 0x0C4
#define MV64360_I2O_QUEUE_CONTROL_REG_PCI_1_SIDE 0x0D0
#define MV64360_I2O_QUEUE_BASE_ADDR_REG_PCI_1_SIDE 0x0D4
#define MV64360_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE 0x0E0
#define MV64360_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE 0x0E4
#define MV64360_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE 0x0E8
#define MV64360_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE 0x0EC
#define MV64360_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE 0x0F0
#define MV64360_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE 0x0F4
#define MV64360_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE 0x078
#define MV64360_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE 0x07C
#define MV64360_I2O_INBOUND_MESSAGE_REG0_CPU0_SIDE 0x1C10
#define MV64360_I2O_INBOUND_MESSAGE_REG1_CPU0_SIDE 0x1C14
#define MV64360_I2O_OUTBOUND_MESSAGE_REG0_CPU0_SIDE 0x1C18
#define MV64360_I2O_OUTBOUND_MESSAGE_REG1_CPU0_SIDE 0x1C1C
#define MV64360_I2O_INBOUND_DOORBELL_REG_CPU0_SIDE 0x1C20
#define MV64360_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE 0x1C24
#define MV64360_I2O_INBOUND_INTERRUPT_MASK_REG_CPU0_SIDE 0x1C28
#define MV64360_I2O_OUTBOUND_DOORBELL_REG_CPU0_SIDE 0x1C2C
#define MV64360_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE 0x1C30
#define MV64360_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU0_SIDE 0x1C34
#define MV64360_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE 0x1C40
#define MV64360_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE 0x1C44
#define MV64360_I2O_QUEUE_CONTROL_REG_CPU0_SIDE 0x1C50
#define MV64360_I2O_QUEUE_BASE_ADDR_REG_CPU0_SIDE 0x1C54
#define MV64360_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE 0x1C60
#define MV64360_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE 0x1C64
#define MV64360_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE 0x1C68
#define MV64360_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE 0x1C6C
#define MV64360_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE 0x1C70
#define MV64360_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE 0x1C74
#define MV64360_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE 0x1CF8
#define MV64360_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE 0x1CFC
#define MV64360_I2O_INBOUND_MESSAGE_REG0_CPU1_SIDE 0x1C90
#define MV64360_I2O_INBOUND_MESSAGE_REG1_CPU1_SIDE 0x1C94
#define MV64360_I2O_OUTBOUND_MESSAGE_REG0_CPU1_SIDE 0x1C98
#define MV64360_I2O_OUTBOUND_MESSAGE_REG1_CPU1_SIDE 0x1C9C
#define MV64360_I2O_INBOUND_DOORBELL_REG_CPU1_SIDE 0x1CA0
#define MV64360_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE 0x1CA4
#define MV64360_I2O_INBOUND_INTERRUPT_MASK_REG_CPU1_SIDE 0x1CA8
#define MV64360_I2O_OUTBOUND_DOORBELL_REG_CPU1_SIDE 0x1CAC
#define MV64360_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE 0x1CB0
#define MV64360_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU1_SIDE 0x1CB4
#define MV64360_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE 0x1CC0
#define MV64360_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE 0x1CC4
#define MV64360_I2O_QUEUE_CONTROL_REG_CPU1_SIDE 0x1CD0
#define MV64360_I2O_QUEUE_BASE_ADDR_REG_CPU1_SIDE 0x1CD4
#define MV64360_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE 0x1CE0
#define MV64360_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE 0x1CE4
#define MV64360_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE 0x1CE8
#define MV64360_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE 0x1CEC
#define MV64360_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE 0x1CF0
#define MV64360_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE 0x1CF4
#define MV64360_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE 0x1C78
#define MV64360_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE 0x1C7C
/****************************************/
/* Ethernet Unit Registers */
/****************************************/
#define MV64360_ETH_PHY_ADDR_REG 0x2000
#define MV64360_ETH_SMI_REG 0x2004
#define MV64360_ETH_UNIT_DEFAULT_ADDR_REG 0x2008
#define MV64360_ETH_UNIT_DEFAULTID_REG 0x200c
#define MV64360_ETH_UNIT_INTERRUPT_CAUSE_REG 0x2080
#define MV64360_ETH_UNIT_INTERRUPT_MASK_REG 0x2084
#define MV64360_ETH_UNIT_INTERNAL_USE_REG 0x24fc
#define MV64360_ETH_UNIT_ERROR_ADDR_REG 0x2094
#define MV64360_ETH_BAR_0 0x2200
#define MV64360_ETH_BAR_1 0x2208
#define MV64360_ETH_BAR_2 0x2210
#define MV64360_ETH_BAR_3 0x2218
#define MV64360_ETH_BAR_4 0x2220
#define MV64360_ETH_BAR_5 0x2228
#define MV64360_ETH_SIZE_REG_0 0x2204
#define MV64360_ETH_SIZE_REG_1 0x220c
#define MV64360_ETH_SIZE_REG_2 0x2214
#define MV64360_ETH_SIZE_REG_3 0x221c
#define MV64360_ETH_SIZE_REG_4 0x2224
#define MV64360_ETH_SIZE_REG_5 0x222c
#define MV64360_ETH_HEADERS_RETARGET_BASE_REG 0x2230
#define MV64360_ETH_HEADERS_RETARGET_CONTROL_REG 0x2234
#define MV64360_ETH_HIGH_ADDR_REMAP_REG_0 0x2280
#define MV64360_ETH_HIGH_ADDR_REMAP_REG_1 0x2284
#define MV64360_ETH_HIGH_ADDR_REMAP_REG_2 0x2288
#define MV64360_ETH_HIGH_ADDR_REMAP_REG_3 0x228c
#define MV64360_ETH_BASE_ADDR_ENABLE_REG 0x2290
#define MV64360_ETH_ACCESS_PROTECTION_REG(port) (0x2294 + (port<<2))
#define MV64360_ETH_MIB_COUNTERS_BASE(port) (0x3000 + (port<<7))
#define MV64360_ETH_PORT_CONFIG_REG(port) (0x2400 + (port<<10))
#define MV64360_ETH_PORT_CONFIG_EXTEND_REG(port) (0x2404 + (port<<10))
#define MV64360_ETH_MII_SERIAL_PARAMETRS_REG(port) (0x2408 + (port<<10))
#define MV64360_ETH_GMII_SERIAL_PARAMETRS_REG(port) (0x240c + (port<<10))
#define MV64360_ETH_VLAN_ETHERTYPE_REG(port) (0x2410 + (port<<10))
#define MV64360_ETH_MAC_ADDR_LOW(port) (0x2414 + (port<<10))
#define MV64360_ETH_MAC_ADDR_HIGH(port) (0x2418 + (port<<10))
#define MV64360_ETH_SDMA_CONFIG_REG(port) (0x241c + (port<<10))
#define MV64360_ETH_DSCP_0(port) (0x2420 + (port<<10))
#define MV64360_ETH_DSCP_1(port) (0x2424 + (port<<10))
#define MV64360_ETH_DSCP_2(port) (0x2428 + (port<<10))
#define MV64360_ETH_DSCP_3(port) (0x242c + (port<<10))
#define MV64360_ETH_DSCP_4(port) (0x2430 + (port<<10))
#define MV64360_ETH_DSCP_5(port) (0x2434 + (port<<10))
#define MV64360_ETH_DSCP_6(port) (0x2438 + (port<<10))
#define MV64360_ETH_PORT_SERIAL_CONTROL_REG(port) (0x243c + (port<<10))
#define MV64360_ETH_VLAN_PRIORITY_TAG_TO_PRIORITY(port) (0x2440 + (port<<10))
#define MV64360_ETH_PORT_STATUS_REG(port) (0x2444 + (port<<10))
#define MV64360_ETH_TRANSMIT_QUEUE_COMMAND_REG(port) (0x2448 + (port<<10))
#define MV64360_ETH_TX_QUEUE_FIXED_PRIORITY(port) (0x244c + (port<<10))
#define MV64360_ETH_PORT_TX_TOKEN_BUCKET_RATE_CONFIG(port) (0x2450 + (port<<10))
#define MV64360_ETH_MAXIMUM_TRANSMIT_UNIT(port) (0x2458 + (port<<10))
#define MV64360_ETH_PORT_MAXIMUM_TOKEN_BUCKET_SIZE(port) (0x245c + (port<<10))
#define MV64360_ETH_INTERRUPT_CAUSE_REG(port) (0x2460 + (port<<10))
#define MV64360_ETH_INTERRUPT_CAUSE_EXTEND_REG(port) (0x2464 + (port<<10))
#define MV64360_ETH_INTERRUPT_MASK_REG(port) (0x2468 + (port<<10))
#define MV64360_ETH_INTERRUPT_EXTEND_MASK_REG(port) (0x246c + (port<<10))
#define MV64360_ETH_RX_FIFO_URGENT_THRESHOLD_REG(port) (0x2470 + (port<<10))
#define MV64360_ETH_TX_FIFO_URGENT_THRESHOLD_REG(port) (0x2474 + (port<<10))
#define MV64360_ETH_RX_MINIMAL_FRAME_SIZE_REG(port) (0x247c + (port<<10))
#define MV64360_ETH_RX_DISCARDED_FRAMES_COUNTER(port) (0x2484 + (port<<10)
#define MV64360_ETH_PORT_DEBUG_0_REG(port) (0x248c + (port<<10))
#define MV64360_ETH_PORT_DEBUG_1_REG(port) (0x2490 + (port<<10))
#define MV64360_ETH_PORT_INTERNAL_ADDR_ERROR_REG(port) (0x2494 + (port<<10))
#define MV64360_ETH_INTERNAL_USE_REG(port) (0x24fc + (port<<10))
#define MV64360_ETH_RECEIVE_QUEUE_COMMAND_REG(port) (0x2680 + (port<<10))
#define MV64360_ETH_CURRENT_SERVED_TX_DESC_PTR(port) (0x2684 + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_0(port) (0x260c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_1(port) (0x261c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_2(port) (0x262c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_3(port) (0x263c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_4(port) (0x264c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_5(port) (0x265c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_6(port) (0x266c + (port<<10))
#define MV64360_ETH_RX_CURRENT_QUEUE_DESC_PTR_7(port) (0x267c + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_0(port) (0x26c0 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_1(port) (0x26c4 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_2(port) (0x26c8 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_3(port) (0x26cc + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_4(port) (0x26d0 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_5(port) (0x26d4 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_6(port) (0x26d8 + (port<<10))
#define MV64360_ETH_TX_CURRENT_QUEUE_DESC_PTR_7(port) (0x26dc + (port<<10))
#define MV64360_ETH_TX_QUEUE_0_TOKEN_BUCKET_COUNT(port) (0x2700 + (port<<10))
#define MV64360_ETH_TX_QUEUE_1_TOKEN_BUCKET_COUNT(port) (0x2710 + (port<<10))
#define MV64360_ETH_TX_QUEUE_2_TOKEN_BUCKET_COUNT(port) (0x2720 + (port<<10))
#define MV64360_ETH_TX_QUEUE_3_TOKEN_BUCKET_COUNT(port) (0x2730 + (port<<10))
#define MV64360_ETH_TX_QUEUE_4_TOKEN_BUCKET_COUNT(port) (0x2740 + (port<<10))
#define MV64360_ETH_TX_QUEUE_5_TOKEN_BUCKET_COUNT(port) (0x2750 + (port<<10))
#define MV64360_ETH_TX_QUEUE_6_TOKEN_BUCKET_COUNT(port) (0x2760 + (port<<10))
#define MV64360_ETH_TX_QUEUE_7_TOKEN_BUCKET_COUNT(port) (0x2770 + (port<<10))
#define MV64360_ETH_TX_QUEUE_0_TOKEN_BUCKET_CONFIG(port) (0x2704 + (port<<10))
#define MV64360_ETH_TX_QUEUE_1_TOKEN_BUCKET_CONFIG(port) (0x2714 + (port<<10))
#define MV64360_ETH_TX_QUEUE_2_TOKEN_BUCKET_CONFIG(port) (0x2724 + (port<<10))
#define MV64360_ETH_TX_QUEUE_3_TOKEN_BUCKET_CONFIG(port) (0x2734 + (port<<10))
#define MV64360_ETH_TX_QUEUE_4_TOKEN_BUCKET_CONFIG(port) (0x2744 + (port<<10))
#define MV64360_ETH_TX_QUEUE_5_TOKEN_BUCKET_CONFIG(port) (0x2754 + (port<<10))
#define MV64360_ETH_TX_QUEUE_6_TOKEN_BUCKET_CONFIG(port) (0x2764 + (port<<10))
#define MV64360_ETH_TX_QUEUE_7_TOKEN_BUCKET_CONFIG(port) (0x2774 + (port<<10))
#define MV64360_ETH_TX_QUEUE_0_ARBITER_CONFIG(port) (0x2708 + (port<<10))
#define MV64360_ETH_TX_QUEUE_1_ARBITER_CONFIG(port) (0x2718 + (port<<10))
#define MV64360_ETH_TX_QUEUE_2_ARBITER_CONFIG(port) (0x2728 + (port<<10))
#define MV64360_ETH_TX_QUEUE_3_ARBITER_CONFIG(port) (0x2738 + (port<<10))
#define MV64360_ETH_TX_QUEUE_4_ARBITER_CONFIG(port) (0x2748 + (port<<10))
#define MV64360_ETH_TX_QUEUE_5_ARBITER_CONFIG(port) (0x2758 + (port<<10))
#define MV64360_ETH_TX_QUEUE_6_ARBITER_CONFIG(port) (0x2768 + (port<<10))
#define MV64360_ETH_TX_QUEUE_7_ARBITER_CONFIG(port) (0x2778 + (port<<10))
#define MV64360_ETH_PORT_TX_TOKEN_BUCKET_COUNT(port) (0x2780 + (port<<10))
#define MV64360_ETH_DA_FILTER_SPECIAL_MULTICAST_TABLE_BASE(port) (0x3400 + (port<<10))
#define MV64360_ETH_DA_FILTER_OTHER_MULTICAST_TABLE_BASE(port) (0x3500 + (port<<10))
#define MV64360_ETH_DA_FILTER_UNICAST_TABLE_BASE(port) (0x3600 + (port<<10))
/*******************************************/
/* CUNIT Registers */
/*******************************************/
/* Address Decoding Register Map */
#define MV64360_CUNIT_BASE_ADDR_REG0 0xf200
#define MV64360_CUNIT_BASE_ADDR_REG1 0xf208
#define MV64360_CUNIT_BASE_ADDR_REG2 0xf210
#define MV64360_CUNIT_BASE_ADDR_REG3 0xf218
#define MV64360_CUNIT_SIZE0 0xf204
#define MV64360_CUNIT_SIZE1 0xf20c
#define MV64360_CUNIT_SIZE2 0xf214
#define MV64360_CUNIT_SIZE3 0xf21c
#define MV64360_CUNIT_HIGH_ADDR_REMAP_REG0 0xf240
#define MV64360_CUNIT_HIGH_ADDR_REMAP_REG1 0xf244
#define MV64360_CUNIT_BASE_ADDR_ENABLE_REG 0xf250
#define MV64360_MPSC0_ACCESS_PROTECTION_REG 0xf254
#define MV64360_MPSC1_ACCESS_PROTECTION_REG 0xf258
#define MV64360_CUNIT_INTERNAL_SPACE_BASE_ADDR_REG 0xf25C
/* Error Report Registers */
#define MV64360_CUNIT_INTERRUPT_CAUSE_REG 0xf310
#define MV64360_CUNIT_INTERRUPT_MASK_REG 0xf314
#define MV64360_CUNIT_ERROR_ADDR 0xf318
/* Cunit Control Registers */
#define MV64360_CUNIT_ARBITER_CONTROL_REG 0xf300
#define MV64360_CUNIT_CONFIG_REG 0xb40c
#define MV64360_CUNIT_CRROSBAR_TIMEOUT_REG 0xf304
/* Cunit Debug Registers */
#define MV64360_CUNIT_DEBUG_LOW 0xf340
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?