bsp_cfg.h

for mips adm5120 uclibc-0.9.19 toolchain

/*****************************************************************************
;
;   (C) Unpublished Work of ADMtek Technology,  Corp.  All Rights Reserved.
;
;       THIS WORK IS AN UNPUBLISHED WORK AND CONTAINS CONFIDENTIAL,
;       PROPRIETARY AND TRADESECRET INFORMATION OF ADMTEK TECHNOLOGY CORP.
;       ACCESS TO THIS WORK IS RESTRICTED TO (I) ADMTEK EMPLOYEES WHO HAVE A
;       NEED TO KNOW TO PERFORM TASKS WITHIN THE SCOPE OF THEIR ASSIGNMENTS
;       AND (II) ENTITIES OTHER THAN ADMTEK WHO HAVE ENTERED INTO APPROPRIATE
;       LICENSE AGREEMENTS.  NO PART OF THIS WORK MAY BE USED, PRACTICED,
;       PERFORMED, COPIED, DISTRIBUTED, REVISED, MODIFIED, TRANSLATED,
;       ABBRIDGED, CONDENSED, EXPANDED, COLLECTED, COMPILED, LINKED, RECAST,
;       TRANSFORMED OR ADAPTED WITHOUT THE PRIOR WRITTEN CONSENT OF ADMTEK.
;       ANY USE OR EXPLOITATION OF THIS WORK WITHOUT AUTHORIZATION COULD
;       SUBJECT THE PERPERTRATOR TO CRIMINAL AND CIVIL LIABILITY.
;------------------------------------------------------------------------------
;
;    Project : ADM5120 Linux
;    Creator : 
;    File    :
;
;Modification History:
;   Location    Resonder   Modification Description
; ------------ ---------- ----------------------------------------------
;
;*****************************************************************************/

#ifndef _BSP_CFG_H_
#define _BSP_CFG_H_


/* Interface Number */
#define AM5120SW_IFNUM					2

/* VLAN Gruop Mapping */

/*
 * For ADM5120 Test Board the VLAN Group: V0 = ox5e, V1 = 0x41
 * For ADM5120 Demo Board the VLAN Group: V0 = 0x4f, V1= 0x50
 */
#define AM5120SW_VLAN0                  0x4f
#define AM5120SW_VLAN1                  0x50
#define AM5120SW_VLAN2                  0x0
#define AM5120SW_VLAN3                  0x0
#define AM5120SW_VLAN4                  0x0
#define AM5120SW_VLAN5                  0x0

/* Board configuration area starting address, config from memuconfig */
#ifdef CONFIG_ADM5120_NOR_CFG
#define AM5120_BOARD_CFG_ADDR			(0x1FC00000+(CONFIG_ADM5120_BSP_OFFSET * 1024))
#define AM5120_BOARD_CFG_SIZE			(CONFIG_ADM5120_BSP_SIZE * 1024)
#elif CONFIG_ADM5120_NAND_CFG
#define AM5120_BOARD_CFG_ADDR           (CONFIG_ADM5120_BSP_OFFSET * 1024)
#define AM5120_BOARD_CFG_SIZE           (CONFIG_ADM5120_BSP_SIZE * 1024)
#else
#define AM5120_BOARD_CFG_ADDR           0x1fc10000
#define AM5120_BOARD_CFG_SIZE           0x10000
#endif

/**************************** Board configuration data */
#define AM5120_BL_MAGIC			        0x6c62676d
#define AM5120_MAC_MAGIC			    0x636d676d
#define AM5120_VER_MAGIC			    0x7276676d
#define AM5120_ID_MAGIC			        0x6469676d

#define AM5120_BOOT_LINE_SIZE	        31
#define AM5120_BSP_STR_LEN		        79

/* Board config data structure */
typedef struct BOARD_CFG_S
{
	unsigned long blmagic;
	char bootline[AM5120_BOOT_LINE_SIZE+1];
	
	unsigned long macmagic;
    unsigned char mac[8];
    unsigned long macnum;

	unsigned long idmagic;    
    unsigned char serial[AM5120_BSP_STR_LEN+1];

    unsigned long vermagic;
    unsigned char ver[AM5120_BSP_STR_LEN+1];
	
} BOARD_CFG_T, *PBOARD_CFG_T;


/********************************** GPIO macro *****************************/
//#define GPIO_MEASURE	0x000f00f0 //enable output status of pin 0, 1, 2, 3 





#endif  /* _BSP_CFG_H_   */