verilog.v

来自「Cadence_Starter_Library」· Verilog 代码 · 共 15 行

// generated by newgenasym  Tue Oct 21 18:34:25 2008


module lm317 (adj, in, out);
    input adj;
    input in;
    input out;


    initial
        begin
        end

endmodule