verilog.v

来自「Cadence_Starter_Library」· Verilog 代码 · 共 14 行

// generated by newgenasym  Wed Oct 29 14:16:34 2008


module ind (a, b);
    inout a;
    inout b;


    initial
        begin
        end

endmodule