📄 verilog.v
字号:
// generated by newgenasym Thu Oct 30 21:46:29 2008module ltc3713 (bg, boost, fcb, intvcc, ion, ith, pgnd1, pgnd2, pgood, \run/ss , \sense+ , \sense- , sgnd1, sgnd2, shdn_n, sw1, sw2, tg, vfb1, vfb2, vin1, vin2, von, vring); inout bg; inout boost; input fcb; output intvcc; input ion; inout ith; input pgnd1; input pgnd2; output pgood; input \run/ss ; input \sense+ ; input \sense- ; input sgnd1; input sgnd2; inout shdn_n; inout sw1; inout sw2; inout tg; input vfb1; inout vfb2; input vin1; input vin2; input von; input vring; initial begin endendmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -