verilog.v

来自「Cadence_Starter_Library」· Verilog 代码 · 共 14 行

// generated by newgenasym  Wed Oct 29 14:15:22 2008


module cappol (n, p);
    inout n;
    inout p;


    initial
        begin
        end

endmodule