verilog.v

Cadence_Starter_Library

// generated by newgenasym  Tue Nov 04 09:41:03 2008


module ic_inverter (in, out);
    input in;
    output out;


    initial
        begin
        end

endmodule