📄 ddsmapinfo.xml
字号:
<Outputs>
<O1 PortNumber="1" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A6W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<nodetype Number="1" Name="nodetype" Value="InputPort"/>
<bwl Number="2" Name="bwl" Value="8"/>
<bwr Number="3" Name="bwr" Value="8"/>
<sgn Number="4" Name="sgn" Value="UnsignedInteger"/>
<sat Number="5" Name="sat" Value="off"/>
<rnd Number="6" Name="rnd" Value="off"/>
<cst Number="7" Name="cst" Value="0"/>
<LocPin Number="8" Name="LocPin" Value="any"/>
</Parameters>
</FREQWORD>
<FREQWORD1 InstanceName="FREQWORD1" SourceName="AltBusAlteraBlockSet" InstanceNumber="9" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="9">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="33" BitWidthRight="0" SignalConnection="A12W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="32" BitWidthRight="0" SignalConnection="A7W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<nodetype Number="1" Name="nodetype" Value="InternalNode"/>
<bwl Number="2" Name="bwl" Value="32"/>
<bwr Number="3" Name="bwr" Value="8"/>
<sgn Number="4" Name="sgn" Value="SignedInteger"/>
<sat Number="5" Name="sat" Value="off"/>
<rnd Number="6" Name="rnd" Value="off"/>
<cst Number="7" Name="cst" Value="0"/>
<LocPin Number="8" Name="LocPin" Value="any"/>
</Parameters>
</FREQWORD1>
<SinOut1 InstanceName="SinOut1" SourceName="AltBusAlteraBlockSet" InstanceNumber="10" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="9">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A16W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A8W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<nodetype Number="1" Name="nodetype" Value="InternalNode"/>
<bwl Number="2" Name="bwl" Value="10"/>
<bwr Number="3" Name="bwr" Value="8"/>
<sgn Number="4" Name="sgn" Value="SignedInteger"/>
<sat Number="5" Name="sat" Value="off"/>
<rnd Number="6" Name="rnd" Value="off"/>
<cst Number="7" Name="cst" Value="0"/>
<LocPin Number="8" Name="LocPin" Value="any"/>
</Parameters>
</SinOut1>
<ExtractBit InstanceName="ExtractBit" SourceName="ExtractBitAlteraBlockSet" InstanceNumber="11" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="4">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A8W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="1" BitWidthRight="0" SignalConnection="A9W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<bwl Number="1" Name="bwl" Value="10"/>
<bwr Number="2" Name="bwr" Value="0"/>
<Outputs Number="3" Name="Outputs" Value="9"/>
</Parameters>
</ExtractBit>
<BusConcatenation InstanceName="BusConcatenation" SourceName="BusConcatenationAlteraBlockSet" InstanceNumber="12" NumberOfInputs="2" NumberOfOutputs="1" NumberOfParameters="4">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="1" BitWidthRight="0" SignalConnection="A13W"/>
<I2 PortNumber="2" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A14W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="11" BitWidthRight="0" SignalConnection="A10W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<blean Number="1" Name="blean" Value="off"/>
<bwl Number="2" Name="bwl" Value="1"/>
<bwr Number="3" Name="bwr" Value="9"/>
</Parameters>
</BusConcatenation>
<BusConcatenation1 InstanceName="BusConcatenation1" SourceName="BusConcatenationAlteraBlockSet" InstanceNumber="13" NumberOfInputs="2" NumberOfOutputs="1" NumberOfParameters="4">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A6W"/>
<I2 PortNumber="2" BitWidthLeft="16" BitWidthRight="0" SignalConnection="A2W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="24" BitWidthRight="0" SignalConnection="A11W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<blean Number="1" Name="blean" Value="off"/>
<bwl Number="2" Name="bwl" Value="8"/>
<bwr Number="3" Name="bwr" Value="15"/>
</Parameters>
</BusConcatenation1>
<BusConcatenation6 InstanceName="BusConcatenation6" SourceName="BusConcatenationAlteraBlockSet" InstanceNumber="14" NumberOfInputs="2" NumberOfOutputs="1" NumberOfParameters="4">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A3W"/>
<I2 PortNumber="2" BitWidthLeft="24" BitWidthRight="0" SignalConnection="A11W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="33" BitWidthRight="0" SignalConnection="A12W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<blean Number="1" Name="blean" Value="off"/>
<bwl Number="2" Name="bwl" Value="9"/>
<bwr Number="3" Name="bwr" Value="23"/>
</Parameters>
</BusConcatenation6>
<NOT InstanceName="NOT" SourceName="LogiBitAlteraBlockSet" InstanceNumber="15" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="3">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="1" BitWidthRight="0" SignalConnection="A9W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="1" BitWidthRight="0" SignalConnection="A13W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<Inputs Number="1" Name="Inputs" Value="2"/>
<Operator Number="2" Name="Operator" Value="NOT"/>
</Parameters>
</NOT>
<BusConversion InstanceName="BusConversion" SourceName="SubBusAlteraBlockSet" InstanceNumber="16" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="11">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A8W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A14W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<bwl Number="1" Name="bwl" Value="10"/>
<bwr Number="2" Name="bwr" Value="8"/>
<obwl Number="3" Name="obwl" Value="9"/>
<obwr Number="4" Name="obwr" Value="0"/>
<sat Number="5" Name="sat" Value="off"/>
<rnd Number="6" Name="rnd" Value="off"/>
<Inputs Number="7" Name="Inputs" Value="SignedInteger"/>
<Outputs Number="8" Name="Outputs" Value="SignedInteger"/>
<msb Number="9" Name="msb" Value="8"/>
<lsb Number="10" Name="lsb" Value="0"/>
</Parameters>
</BusConversion>
<BusConversion1 InstanceName="BusConversion1" SourceName="SubBusAlteraBlockSet" InstanceNumber="17" NumberOfInputs="1" NumberOfOutputs="1" NumberOfParameters="11">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="11" BitWidthRight="0" SignalConnection="A5W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A15W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
<bwl Number="1" Name="bwl" Value="10"/>
<bwr Number="2" Name="bwr" Value="8"/>
<obwl Number="3" Name="obwl" Value="8"/>
<obwr Number="4" Name="obwr" Value="0"/>
<sat Number="5" Name="sat" Value="off"/>
<rnd Number="6" Name="rnd" Value="off"/>
<Inputs Number="7" Name="Inputs" Value="UnsignedInteger"/>
<Outputs Number="8" Name="Outputs" Value="UnsignedInteger"/>
<msb Number="9" Name="msb" Value="9"/>
<lsb Number="10" Name="lsb" Value="2"/>
</Parameters>
</BusConversion1>
<SubDDS InstanceName="SubDDS" SourceName="SubSystemAlteraBlockSet" InstanceNumber="18" NumberOfInputs="3" NumberOfOutputs="1" NumberOfParameters="7">
<Inputs>
<I1 PortNumber="1" BitWidthLeft="16" BitWidthRight="0" SignalConnection="A0W"/>
<I2 PortNumber="2" BitWidthLeft="32" BitWidthRight="0" SignalConnection="A7W"/>
<I3 PortNumber="3" BitWidthLeft="9" BitWidthRight="0" SignalConnection="A1W"/>
</Inputs>
<Outputs>
<O1 PortNumber="1" BitWidthLeft="10" BitWidthRight="0" SignalConnection="A16W"/>
</Outputs>
<Parameters>
<TopLevel Number="0" Name="TopLevel" Value="dds"/>
<BlackBox Number="1" Name="BlackBox" Value="off"/>
<1_bwl Number="2" Name="1_bwl" Value="16"/>
<1_bwr Number="3" Name="1_bwr" Value="0"/>
<2_bwl Number="4" Name="2_bwl" Value="32"/>
<2_bwr Number="5" Name="2_bwr" Value="0"/>
<3_bwl Number="6" Name="3_bwl" Value="8"/>
</Parameters>
<SubSystem>
</SubSystem>
</SubDDS>
<GND InstanceName="GND" SourceName="SGNDAlteraBlockSet" InstanceNumber="19" NumberOfInputs="0" NumberOfOutputs="1" NumberOfParameters="1">
<Outputs>
<O1 PortNumber="1" BitWidthLeft="1" BitWidthRight="0" SignalConnection="A17W"/>
</Outputs>
<Parameters>
<CompiledSampleTime Number="0" Name="CompiledSampleTime" Value="0"/>
</Parameters>
</GND>
</Blocks>
</dds>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -