reglatch.pld
来自「Atmel提供的GAL编译工具,对GAL芯片进行编写,以及可转换成机器码」· PLD 代码 · 共 38 行
PLD
38 行
Name Reglatch;
Partno ;
Revision 01;
Date 8/11/95;
Designer PLD Expert;
Company Atmel Corp.;
Location None;
Assembly None;
Device F1500;
/* Example showing register and latch usage */
pin 4 = a;
pin 5 = b; /* Data Inputs */
pin 2 = g; /* Latch Enable */
pin 1 = Reset; /* Reset pin */
pin 43 = Clk; /* Global clock pin */
pin 33 = ClkEn; /* Clock Enable */
Property Atmel {preassign keep};
/* Outputs */
pin 41 = OutReg;
pin = Lat;
/* equations */
/* Use NodeLatch to latch input data */
Lat.l = a & b; /* Latch data */
Lat.le = g; /* Latch Enable */
OutReg.d = Lat;
OutReg.ck = Clk; /* Global Clock pin */
OutReg.ce = ClkEn; /* Clock enable */
OutReg.ar = !Reset; /* Use Global Reset pin */
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?