http:^^www.cs.rochester.edu^users^grads^kthanasi^

This data set contains WWW-pages collected from computer science departments of various universities

Date: Tuesday, 14-Jan-97 22:08:56 GMT
Server: NCSA/1.3
MIME-version: 1.0
Content-type: text/html
Last-modified: Tuesday, 05-Nov-96 22:07:49 GMT
Content-length: 6949

<TITLE>Leonidas Kontothanassis's URCS Home Page</TITLE>

<!WA0><IMG ALIGN=TOP SRC="http://www.cs.rochester.edu/images/urcslogo.gif"> <!WA1><IMG ALIGN=TOP SRC="http://www.cs.rochester.edu/users/grads/kthanasi/kthanasi.jpg">
<H1>Leonidas Kontothanassis</H1>
<P> 
For a more recent version of my home page click <!WA2><A HREF="http://www.research.digital.com/CRL/people/kthanasi/bio.html"> here. </A>
<P>
In order to learn about the CASHMERe project click <!WA3><A HREF="http://www.cs.rochester.edu/users/grads/kthanasi/cashmere.html"> here. </A>
<P>
These are my notes from when I taught <!WA4><A HREF="http://www.cs.rochester.edu/users/grads/kthanasi/csc252/csc252.html"> Computer Organization. </A>
<P>
<P>
<H2> Book Chapters and Journals </H2>
<UL> 
<LI> L. I. Kontothanassis and M. L. Scott
        <!WA5><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/Memory_models.ps.Z"> ``Memory models.'' </A>
        In The Parallel and Distributed Computing Handbook, Editor
        Albert Zomaya, Chapter 24, pp. 699-722, McGraw-Hill, New York, December 1995.
<LI> L. I. Kontothanassis and M. L. Scott
        <!WA6><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/95.JPDC.SW-Coherence.ps.gz"> ``Software Cache Coherence for Current and Future Architectures.'' </A>   Journal of Parallel and Distributed
Computing 29(2):179-195, November 1995. Special Issue on Distributed
Shared Memory Systems.
</UL>


<P>
<H2>Other Refereed Publications </H2>
<UL> 
<LI> L. I. Kontothanassis and M. L. Scott. <!WA7><A
HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/95.tr578.Distributed_shared_memory_for_new_generation_networks.ps.gz"> ``Distributed Shared Memory for New Generation Networks.'' </A> In Proc., 2nd HPCA, San Jose, CA, February 1996.
<LI> L. I. Kontothanassis, M. L. Scott, and R. Bianchini. <!WA8><A HREF="http://www.cs.rochester.edu/users/grads/kthanasi/SC95/sc95.html"> ``Lazy Release Consistency for Hardware-Coherent Multiprocessors''. </A>  In Proc., SUPERCOMPUTING '95, San Diego, CA, December 1995.
<LI> R. W. Wisniewski, L. I. Kontothanassis, M. L. Scott. <!WA9><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/95.PPoPP.High_perf_sync_algorithms_for_multiprogrammed_multiprocessors.ps.gz"> ``High Performance Synchronization Algorithms for Multiprogrammed Systems.'' </A> 
In Proc., 5th PPoPP, Santa Barbara, CA, July 1995.
<LI> L. I. Kontothanassis and M. L. Scott
        <!WA10><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/94.HPCA.SW_coherence_Large_Scale_Multi.ps.Z"> ``Software Cache Coherence for Large Scale Multiprocessors.'' </A>
        In Proc., 1st HPCA, Raleigh, NC, January 1995.
<LI> M. Marchetti, L. I. Kontothanassis, R. Bianchini, and
M. L. Scott.  <!WA11><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/94.tr535.Using_simple_page_placement_policies.ps.Z"> ``Using Simple Page Placement Policies to Reduce the
Cost of Cache Fills in Coherent Shared-Memory Systems.'' </A>
In Proc., IPPS '95, Santa Barbara, CA, April 1995. Also available as TR 535.
<LI> L. I. Kontothanassis, R. A. Sugumar, G. J. Faanes, J. E. Smith, and M. L. Scott
        <!WA12><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/94.SUPERCOMPUTING.Cache_performance_in_vector_supercomputers.ps.Z"> ``Cache Performance in Vector Supercomputers.'' </A>
        In Proc., SUPERCOMPUTING '94, Washington DC, November 1994.
<LI> L. I. Kontothanassis and M. L. Scott
        <!WA13><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/94.SSM-wshop.Issues_in_SW_coherence.ps.Z"> ``Issues in Software Cache Coherence.'' </A>
        In Proc., 4th Workshop on Scalable Shared Memory Multiprocessors, Chicago, IL, April 1994.

<LI> R. Bianchini and L. I. Kontothanassis.  
        <!WA14><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/95.tr533rev.Categorizing_multiprocessor_communication.ps.gz"> ``Algorithms for
  Categorizing Multiprocessor Communication Under Invalidate and
  Update-Based Coherence Protocols''.  </A> 
        In Proc. 28th Annual Simulation
    Symposium, Phoenix, AZ, April 1995.  Also available as TR 533,
  Computer Science Department, University of Rochester, September
  1994.

<LI> R. Bianchini, M. E. Crovella, L. I. Kontothanassis, and T. J. LeBlanc.
        <!WA15><A HREF="ftp://ftp.cs.rochester.edu/pub/u/kthanasi/94.SPDP.Software_Interleaving.ps.Z"> ``Software Interleaving.'' </A>
        In Proc., 6th SPDP, Dallas, TX, Ocober 1994.
<LI> R. J. Fowler and L. I. Kontothanassis.
        <!WA16><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/94.PARLE.Mercury.ps.Z"> ``Mercury: Object-Affinity Scheduling and Continuation Passing on Multiprocessors'' </A>
        In Proc., PARLE '94, Athens, Greece, June 1994.
<LI> R. W. Wisniewski, L. I. Kontothanassis, and M. L. Scott.
        <!WA17><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/94.IPPS.Scalable_spin_locks_for_multiprogrammed_systems.ps.Z"> ``Scalable Spin Locks for Multiprogrammed Systems'' </A> 
        In Proc., 8th IPPS, Cancun Mexico, April 1994.
<LI> L. Kontothanassis and R. Wisniewski
        <!WA18><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/93.PPoPP.Using_scheduler_information_barrier_synchr_performance.ps.Z"> ``Using Scheduler Information to Achieve Optimal Barrier Synchronization Performance.''</A>    
        In Proc., 4th PPoPP, San Diego, CA, May 1993.
<LI> W. E. Garrett, M. L. Scott, R. Bianchini, L. I. Kontothanassis, 
R. A. McCallum, J. A. Thomas, R. Wisniewski, S. Luk
        <!WA19><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/93.USENIX.Linking_shared_segments.ps.Z"> ``Linking Shared Segments.'' </A> 
        In Proc. of the USENIX Winter '93 Technical Conference,
        San Diego, CA, January 1993.
<LI> R. J. Fowler and L. I. Kontothanassis
        <!WA20><A HREF="ftp://ftp.cs.rochester.edu/pub/papers/systems/92.SEDMS.PLAT_Exceptions.ps.Z"> ``Supporting User-Level Exception Handling on a Multiprocessor Micro-Kernel: Experiences with Platinum'' </A>
        In Proc., 3rd SEDMS, Newport Beach, CA, March 1992
</UL>

<P>
<H2> Technical Reports and Submitted for Publication </H2>

Contact me for a copy of the following papers:
<UL>
<LI> L. I. Kontothanassis, R. W. Wisniewski, and M. L. Scott.
``Scheduler-Conscious Synchronization''.  TR 550, Computer Science Dept.,
University of Rochester, December 1994.  (Submitted for publication).

<LI> L. I. Kontothanassis.
``The Mercury User's Manual.''
 TR 465, Computer Science Department, University of Rochester,
September 1993.

<LI> R. Bianchini, M. Crovella, L. Kontothanassis, T. LeBlanc. 
``Hot Spot Removal in Scalable Cache-Coherent Multiprocessors''
TR 448, Computer Science Department, University of Rochester,
April 1993.

<LI> W. E. Garrett, R. Bianchini, L. Kontothanassis, R. A. McCallum,
J. Thomas, R. Wisniewski, M. L. Scott. ``Dynamic Sharing and Backward
Compatibility on 64-Bit Machines'' TR 418, Computer Science
Department, University of Rochester, April 1992.

</UL>      


Finger:
<!WA21><A HREF="http://www.cs.indiana.edu/finger/cs.rochester.edu/kthanasi/w">
<CODE>[e-mail]</CODE></A>
<P>
<!WA22><A HREF="http://www.cs.rochester.edu/users/grads/kthanasi/nav.html"> Pointers for navigating the Web</A>
<P>
<!WA23><A HREF="http://www.cs.rochester.edu/users/grads.html">
 <!WA24><IMG ALIGN=TOP SRC="http://www.cs.rochester.edu/images/up.gif">Back to URCS Grads directory</A><P>
<!WA25><A HREF="http://www.cs.rochester.edu/urcs.html">
<!WA26><IMG ALIGN=TOP SRC="http://www.cs.rochester.edu/images/home.gif">Back to URCS Home Page</A><P>