http:^^www.cs.washington.edu^education^courses^567^misc^syllabus.html
来自「This data set contains WWW-pages collect」· HTML 代码 · 共 91 行
HTML
91 行
Date: Mon, 02 Dec 1996 15:13:03 GMTServer: NCSA/1.4.2Content-type: text/html<HTML><head><title>CSE 567 Syllabus</title></head><body bgcolor="#ffffff" text="#000000" link="#0000ee" vlink="501080" alink="ff0000"><h1>CSE 567: Principles of Digital Systems Design </h1><h3>Carl Ebeling, Fall 1996 </h2><hr><H3>Syllabus</H3><P>The goal of this course to give an overall understanding of howcomputation is implemented in hardware. The class starts with thebasics of implementing functional (combinational) and sequentialcomputations. It builds on this to discuss methodologies fordesigning and implementing large systems comprising many components.Standard system components like memories, datapath elements and bussesare described and models for combining them to perform both generaland special-purpose computation are covered. Topics also includesystem specification using a hardware description language andsynthesis and optimization of combinational and sequential circuits.<P><OL><LI> <b> Switching Algebra.</b> 3 lectures.<UL><LI> Boolean algebra<LI> Switching networks<LI> Basic theorems<LI> Canonical logic forms</UL><P><LI> <b> Combinational Logic.</b> 5 lectures.<UL><LI> Analysis and synthesis of combinational logic<LI> Don't care information<LI> Two-level and multi-level logic minimization</UL><P><LI> <b> Sequential Logic.</b> 5 lectures.<UL><LI> Synchronous circuits<LI> Clocking methodologies<LI> FSM synthesis and optimization<LI> Synchronous vs. self-timed systems</UL><P><LI> <b> Specification, synthesis and validation tools</b> 3 lectures<UL><LI> Verilog hardware description language<LI> Structural vs. behavioral specification<LI> Simulation using Verilog-XL<LI> Circuit synthesis using Synopsis</UL><P><LI> <b> Regular Structures and System Components.</b> 5 lectures.<UL><LI> Decoders, multiplexors and encoders<LI> Shifters<LI> Adders, ALUs and multipliers<LI> Register files<LI> Static and dynamic RAM design<LI> PLAs and ROMs<LI> Bus structures and communication</UL><P><LI> <b> VLSI Processor Design.</b> 4 lectures.<UL><LI> Control/Datapath model of computation<LI> Datapath organization<LI> Control logic alternatives<LI> Pipelining<LI> Retiming</UL><P><LI> <b> Special-Purpose Computation Structures.</b> 4 lectures<UL><LI> Custom computation<LI> Overview of high-level synthesis<LI> Systolic arrays<LI> DSP computation</UL></OL><BR></body><address><hr>ebeling@cs.washington.edu</address><p></html>⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?