📄 dianti.fit.eqn
字号:
-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.
--A1L79Q is door[0]~reg0 at LC_X8_Y4_N1
--operation mode is normal
A1L79Q_lut_out = !opendoor & !deng & A1L226 & A1L83;
A1L79Q = DFFEAS(A1L79Q_lut_out, GLOBAL(clk), VCC, , A1L227, , , , );
--A1L81Q is door[1]~reg0 at LC_X8_Y4_N5
--operation mode is normal
A1L81Q_lut_out = A1L229 # !A1L226 & (q1[2] # !A1L180);
A1L81Q = DFFEAS(A1L81Q_lut_out, GLOBAL(clk), VCC, , A1L227, , , , );
--A1L130Q is led[0]~reg0 at LC_X12_Y4_N0
--operation mode is normal
A1L130Q_lut_out = g1;
A1L130Q = DFFEAS(A1L130Q_lut_out, GLOBAL(clk), VCC, , A1L129, , , , );
--A1L132Q is led[1]~reg0 at LC_X12_Y4_N2
--operation mode is normal
A1L132Q_lut_out = g3 # g2;
A1L132Q = DFFEAS(A1L132Q_lut_out, GLOBAL(clk), VCC, , A1L129, VCC, , , g1);
--A1L134Q is led[2]~reg0 at LC_X12_Y4_N3
--operation mode is normal
A1L134Q_lut_out = !g2 & (g3 # A1L127);
A1L134Q = DFFEAS(A1L134Q_lut_out, GLOBAL(clk), VCC, , A1L129, VCC, , , g1);
--A1L141Q is led[6]~reg0 at LC_X12_Y4_N8
--operation mode is normal
A1L141Q_lut_out = g4 & !g3 & (!g2);
A1L141Q = DFFEAS(A1L141Q_lut_out, GLOBAL(clk), VCC, , A1L129, VCC, , , g1);
--A1L139Q is led[5]~reg0 at LC_X12_Y6_N0
--operation mode is normal
A1L139Q_lut_out = !g3 & !g4;
A1L139Q = DFFEAS(A1L139Q_lut_out, GLOBAL(clk), VCC, , A1L129, ~GND, , g1, g2);
--A1L156Q is led_c_u[0]~reg0 at LC_X16_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L156Q_lut_out = GND;
A1L156Q = DFFEAS(A1L156Q_lut_out, GLOBAL(clk), VCC, , , cc_u[0], , , VCC);
--A1L158Q is led_c_u[1]~reg0 at LC_X9_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L158Q_lut_out = GND;
A1L158Q = DFFEAS(A1L158Q_lut_out, GLOBAL(clk), VCC, , , cc_u[1], , , VCC);
--A1L160Q is led_c_u[2]~reg0 at LC_X9_Y7_N5
--operation mode is normal
A1L160Q_lut_out = cc_u[2];
A1L160Q = DFFEAS(A1L160Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L162Q is led_c_u[3]~reg0 at LC_X12_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L162Q_lut_out = GND;
A1L162Q = DFFEAS(A1L162Q_lut_out, GLOBAL(clk), VCC, , , cc_u[3], , , VCC);
--A1L164Q is led_c_u[4]~reg0 at LC_X11_Y7_N0
--operation mode is normal
A1L164Q_lut_out = cc_u[4];
A1L164Q = DFFEAS(A1L164Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L145Q is led_c_d[1]~reg0 at LC_X9_Y7_N6
--operation mode is normal
A1L145Q_lut_out = cc_d[1];
A1L145Q = DFFEAS(A1L145Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L147Q is led_c_d[2]~reg0 at LC_X11_Y7_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L147Q_lut_out = GND;
A1L147Q = DFFEAS(A1L147Q_lut_out, GLOBAL(clk), VCC, , , cc_d[2], , , VCC);
--A1L149Q is led_c_d[3]~reg0 at LC_X11_Y7_N2
--operation mode is normal
A1L149Q_lut_out = cc_d[3];
A1L149Q = DFFEAS(A1L149Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L151Q is led_c_d[4]~reg0 at LC_X11_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L151Q_lut_out = GND;
A1L151Q = DFFEAS(A1L151Q_lut_out, GLOBAL(clk), VCC, , , cc_d[4], , , VCC);
--A1L153Q is led_c_d[5]~reg0 at LC_X8_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L153Q_lut_out = GND;
A1L153Q = DFFEAS(A1L153Q_lut_out, GLOBAL(clk), VCC, , , cc_d[5], , , VCC);
--A1L168Q is led_d[0]~reg0 at LC_X18_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L168Q_lut_out = GND;
A1L168Q = DFFEAS(A1L168Q_lut_out, GLOBAL(clk), VCC, , , dd[0], , , VCC);
--A1L170Q is led_d[1]~reg0 at LC_X9_Y7_N7
--operation mode is normal
A1L170Q_lut_out = dd[1];
A1L170Q = DFFEAS(A1L170Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L172Q is led_d[2]~reg0 at LC_X11_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L172Q_lut_out = GND;
A1L172Q = DFFEAS(A1L172Q_lut_out, GLOBAL(clk), VCC, , , dd[2], , , VCC);
--A1L174Q is led_d[3]~reg0 at LC_X8_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L174Q_lut_out = GND;
A1L174Q = DFFEAS(A1L174Q_lut_out, GLOBAL(clk), VCC, , , dd[3], , , VCC);
--A1L176Q is led_d[4]~reg0 at LC_X8_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L176Q_lut_out = GND;
A1L176Q = DFFEAS(A1L176Q_lut_out, GLOBAL(clk), VCC, , , dd[4], , , VCC);
--A1L178Q is led_d[5]~reg0 at LC_X8_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L178Q_lut_out = GND;
A1L178Q = DFFEAS(A1L178Q_lut_out, GLOBAL(clk), VCC, , , dd[5], , , VCC);
--A1L252Q is wahaha~reg0 at LC_X8_Y5_N2
--operation mode is normal
A1L252Q_lut_out = A1L250 # q & A1L225 & A1L251;
A1L252Q = DFFEAS(A1L252Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L243Q is ud~reg0 at LC_X12_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
A1L243Q_lut_out = GND;
A1L243Q = DFFEAS(A1L243Q_lut_out, GLOBAL(clk), VCC, , , updown, , , VCC);
--A1L2Q is alarm~reg0 at LC_X8_Y5_N3
--operation mode is normal
A1L2Q_lut_out = clr & A1L2Q # !clr & (full);
A1L2Q = DFFEAS(A1L2Q_lut_out, GLOBAL(clk), VCC, , , , , , );
--A1L248Q is up~reg0 at LC_X9_Y5_N2
--operation mode is normal
A1L248Q_lut_out = A1L247 # A1L248Q;
A1L248Q = DFFEAS(A1L248Q_lut_out, GLOBAL(clk), VCC, , A1L126, , , opendoor, );
--A1L87Q is down~reg0 at LC_X9_Y5_N9
--operation mode is normal
A1L87Q_lut_out = A1L87Q # A1L86;
A1L87Q = DFFEAS(A1L87Q_lut_out, GLOBAL(clk), VCC, , A1L126, , , opendoor, );
--q is q at LC_X9_Y4_N8
--operation mode is normal
q_lut_out = !q;
q = DFFEAS(q_lut_out, GLOBAL(clk), VCC, , A1L251, , , , );
--en_dw is en_dw at LC_X10_Y6_N9
--operation mode is normal
en_dw_lut_out = A1L92 # !g2 & A1L91 & A1L103;
en_dw = DFFEAS(en_dw_lut_out, GLOBAL(clk), VCC, , , , , , );
--en_up is en_up at LC_X9_Y6_N9
--operation mode is normal
en_up_lut_out = A1L106 # A1L111 # A1L112 & A1L116;
en_up = DFFEAS(en_up_lut_out, GLOBAL(clk), VCC, , A1L126, , , , );
--A1L224 is rtl~1711 at LC_X9_Y6_N0
--operation mode is normal
A1L224 = !en_up & !en_dw;
--q2[0] is q2[0] at LC_X8_Y4_N6
--operation mode is arithmetic
q2[0]_lut_out = q2[0] $ deng;
q2[0] = DFFEAS(q2[0]_lut_out, GLOBAL(clk), VCC, , A1L211, , , A1L210, );
--A1L208 is q2[0]~144 at LC_X8_Y4_N6
--operation mode is arithmetic
A1L208_cout_0 = q2[0] & deng;
A1L208 = CARRY(A1L208_cout_0);
--A1L209 is q2[0]~144COUT1_162 at LC_X8_Y4_N6
--operation mode is arithmetic
A1L209_cout_1 = q2[0] & deng;
A1L209 = CARRY(A1L209_cout_1);
--q2[1] is q2[1] at LC_X8_Y4_N7
--operation mode is arithmetic
q2[1]_lut_out = q2[1] $ (A1L208);
q2[1] = DFFEAS(q2[1]_lut_out, GLOBAL(clk), VCC, , A1L211, , , A1L210, );
--A1L213 is q2[1]~148 at LC_X8_Y4_N7
--operation mode is arithmetic
A1L213_cout_0 = !A1L208 # !q2[1];
A1L213 = CARRY(A1L213_cout_0);
--A1L214 is q2[1]~148COUT1 at LC_X8_Y4_N7
--operation mode is arithmetic
A1L214_cout_1 = !A1L209 # !q2[1];
A1L214 = CARRY(A1L214_cout_1);
--q2[2] is q2[2] at LC_X8_Y4_N8
--operation mode is arithmetic
q2[2]_lut_out = q2[2] $ !A1L213;
q2[2] = DFFEAS(q2[2]_lut_out, GLOBAL(clk), VCC, , A1L211, , , A1L210, );
--A1L216 is q2[2]~152 at LC_X8_Y4_N8
--operation mode is arithmetic
A1L216_cout_0 = q2[2] & !A1L213;
A1L216 = CARRY(A1L216_cout_0);
--A1L217 is q2[2]~152COUT1_163 at LC_X8_Y4_N8
--operation mode is arithmetic
A1L217_cout_1 = q2[2] & !A1L214;
A1L217 = CARRY(A1L217_cout_1);
--q2[3] is q2[3] at LC_X8_Y4_N9
--operation mode is normal
q2[3]_lut_out = q2[3] $ (A1L216);
q2[3] = DFFEAS(q2[3]_lut_out, GLOBAL(clk), VCC, , A1L211, , , A1L210, );
--A1L225 is rtl~1712 at LC_X9_Y4_N1
--operation mode is normal
A1L225 = q2[0] & q2[1] & !q2[2] & !q2[3];
--A1L226 is rtl~1713 at LC_X8_Y4_N4
--operation mode is normal
A1L226 = q & !A1L224 & !full & !A1L225;
--q1[0] is q1[0] at LC_X9_Y5_N6
--operation mode is normal
q1[0]_lut_out = A1L205 & (quick # A1L230 $ !q1[0]);
q1[0] = DFFEAS(q1[0]_lut_out, GLOBAL(clk), VCC, , A1L202, , , , );
--q1[2] is q1[2] at LC_X9_Y5_N4
--operation mode is normal
q1[2]_lut_out = !quick & A1L205 & (A1L180 $ !q1[2]);
q1[2] = DFFEAS(q1[2]_lut_out, GLOBAL(clk), VCC, , A1L202, , , , );
--q1[1] is q1[1] at LC_X9_Y5_N3
--operation mode is normal
q1[1]_lut_out = A1L205 & (quick # q1[0] $ q1[1]);
q1[1] = DFFEAS(q1[1]_lut_out, GLOBAL(clk), VCC, , A1L202, , , , );
--A1L82 is door~201 at LC_X9_Y5_N8
--operation mode is normal
A1L82 = q1[1] & q1[0] # !q1[1] & (q1[2]);
--A1L83 is door~202 at LC_X8_Y5_N9
--operation mode is normal
A1L83 = quick & (A1L79Q) # !quick & A1L82;
--opendoor is opendoor at LC_X11_Y6_N7
--operation mode is normal
opendoor_lut_out = A1L197 # A1L189 # A1L193 # A1L195;
opendoor = DFFEAS(opendoor_lut_out, GLOBAL(clk), VCC, , A1L126, , , , );
--A1L201 is q1[0]~338 at LC_X9_Y4_N9
--operation mode is normal
A1L201 = q & !A1L225;
--A1L220 is rtl~4 at LC_X9_Y6_N1
--operation mode is normal
A1L220 = opendoor # en_up # en_dw;
--A1L227 is rtl~1715 at LC_X8_Y4_N2
--operation mode is normal
A1L227 = !clr & (full # A1L201 & A1L220);
--A1L228 is rtl~1716 at LC_X8_Y5_N1
--operation mode is normal
A1L228 = !A1L224 & (deng # quick & A1L81Q);
--A1L229 is rtl~1717 at LC_X8_Y5_N0
--operation mode is normal
A1L229 = !full & A1L201 & (A1L228 # opendoor);
--A1L180 is LessThan~593 at LC_X9_Y5_N0
--operation mode is normal
A1L180 = !q1[1] # !q1[0];
--A1L126 is led[0]~248 at LC_X9_Y4_N6
--operation mode is normal
A1L126 = !full & q & !clr & !A1L225;
--A1L127 is led[0]~249 at LC_X12_Y4_N4
--operation mode is normal
A1L127 = g4 # g5;
--A1L128 is led[0]~250 at LC_X11_Y6_N5
--operation mode is normal
A1L128 = !g1 & !g3 & !g2;
--A1L129 is led[0]~251 at LC_X9_Y4_N7
--operation mode is normal
A1L129 = A1L126 & (g6 # A1L127 # !A1L128);
--A1L179 is led~252 at LC_X12_Y4_N6
--operation mode is normal
A1L179 = !g1 & (g2);
--A1L137Q is led[4]~reg0 at LC_X12_Y4_N6
--operation mode is normal
A1L137Q = DFFEAS(A1L179, GLOBAL(clk), VCC, , A1L129, , , , );
--cc_u[0] is cc_u[0] at LC_X10_Y7_N8
--operation mode is normal
cc_u[0]_lut_out = c_u11;
cc_u[0] = DFFEAS(cc_u[0]_lut_out, GLOBAL(clk), VCC, , A1L231, , , , );
--cc_u[1] is cc_u[1] at LC_X9_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
cc_u[1]_lut_out = GND;
cc_u[1] = DFFEAS(cc_u[1]_lut_out, GLOBAL(clk), VCC, , A1L231, c_u22, , , VCC);
--cc_u[2] is cc_u[2] at LC_X9_Y7_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
cc_u[2]_lut_out = GND;
cc_u[2] = DFFEAS(cc_u[2]_lut_out, GLOBAL(clk), VCC, , A1L231, c_u33, , , VCC);
--cc_u[3] is cc_u[3] at LC_X9_Y7_N4
--operation mode is normal
cc_u[3]_lut_out = c_u44;
cc_u[3] = DFFEAS(cc_u[3]_lut_out, GLOBAL(clk), VCC, , A1L231, , , , );
--cc_u[4] is cc_u[4] at LC_X11_Y7_N3
--operation mode is normal
cc_u[4]_lut_out = c_u55;
cc_u[4] = DFFEAS(cc_u[4]_lut_out, GLOBAL(clk), VCC, , A1L231, , , , );
--cc_d[1] is cc_d[1] at LC_X9_Y7_N0
--operation mode is normal
cc_d[1]_lut_out = c_d22;
cc_d[1] = DFFEAS(cc_d[1]_lut_out, GLOBAL(clk), VCC, , A1L231, , , , );
--cc_d[2] is cc_d[2] at LC_X11_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
cc_d[2]_lut_out = GND;
cc_d[2] = DFFEAS(cc_d[2]_lut_out, GLOBAL(clk), VCC, , A1L231, c_d33, , , VCC);
--cc_d[3] is cc_d[3] at LC_X11_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
cc_d[3]_lut_out = GND;
cc_d[3] = DFFEAS(cc_d[3]_lut_out, GLOBAL(clk), VCC, , A1L231, c_d44, , , VCC);
--cc_d[4] is cc_d[4] at LC_X11_Y7_N7
--operation mode is normal
cc_d[4]_lut_out = c_d55;
cc_d[4] = DFFEAS(cc_d[4]_lut_out, GLOBAL(clk), VCC, , A1L231, , , , );
--cc_d[5] is cc_d[5] at LC_X8_Y5_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
cc_d[5]_lut_out = GND;
cc_d[5] = DFFEAS(cc_d[5]_lut_out, GLOBAL(clk), VCC, , A1L231, c_d66, , , VCC);
--dd[0] is dd[0] at LC_X10_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
dd[0]_lut_out = GND;
dd[0] = DFFEAS(dd[0]_lut_out, GLOBAL(clk), VCC, , A1L231, d11, , , VCC);
--dd[1] is dd[1] at LC_X9_Y7_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -