📄 tb.rpt
字号:
Project Information f:\work\tbe\tb.rpt
MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 08/24/2006 22:52:16
Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
tb EPM7032AETC44-7 7 4 0 25 0 78 %
User Pins: 7 4 0
Project Information f:\work\tbe\tb.rpt
** PROJECT COMPILATION MESSAGES **
Info: Reserved unused input pin 'b' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'bf2' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'd' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Warning: Node 'io4' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem
Project Information f:\work\tbe\tb.rpt
** AUTO GLOBAL SIGNALS **
INFO: Signal 'txclk' chosen for auto global Clock
INFO: Signal 'rxclk' chosen for auto global Clock
Project Information f:\work\tbe\tb.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
tb@3 a
tb@6 b
tb@2 --------- bf2
tb@11 c
tb@22 --------- d
tb@10 datarx
tb@5 datatx
tb@15 int0
tb@31 int1
tb@34 --------- io4
tb@44 load
tb@37 rxclk
tb@40 txclk
tb@27 txen
Project Information f:\work\tbe\tb.rpt
** FILE HIERARCHY **
|81mux:43|
|81mux:43|p81mux:sub|
|4count:44|
|4count:50|
Device-Specific Information: f:\work\tbe\tb.rpt
tb
***** Logic for device 'tb' compiled without errors.
Device: EPM7032AETC44-7
Device Options:
Turbo Bit = ON
Security Bit = OFF
Enable JTAG Support = ON
User Code = ffffffff
MultiVolt I/O = OFF
V
C t r
l G G C x x G G
o N N I c G G c G N N
a D D N l N N l N D D
d * * T k D D k D * *
-----------------------------------_
/ 44 43 42 41 40 39 38 37 36 35 34 |
#TDI | 1 33 | GND*
GND* | 2 32 | #TDO
a | 3 31 | int1
GND | 4 30 | GND*
datatx | 5 29 | VCCIO
b | 6 EPM7032AETC44-7 28 | GND*
#TMS | 7 27 | txen
GND* | 8 26 | #TCK
VCCIO | 9 25 | GND*
datarx | 10 24 | GND
c | 11 23 | GND*
|_ 12 13 14 15 16 17 18 19 20 21 22 _|
------------------------------------
G G G i G V G G G G G
N N N n N C N N N N N
D D D t D C D D D D D
* * * 0 I * * * * *
N
T
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GND* = These I/O pins can either be left unconnected or connected to GND. Connecting these pins to GND will improve the device's immunity to noise.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: f:\work\tbe\tb.rpt
tb
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 13/16( 81%) 9/16( 56%) 0/16( 0%) 13/36( 36%)
B: LC17 - LC32 12/16( 75%) 4/16( 25%) 0/16( 0%) 12/36( 33%)
Total dedicated input pins used: 2/4 ( 50%)
Total I/O pins used: 13/32 ( 40%)
Total logic cells used: 25/32 ( 78%)
Total shareable expanders used: 0/32 ( 0%)
Total Turbo logic cells used: 25/32 ( 78%)
Total shareable expanders not available (n/a): 0/32 ( 0%)
Average fan-in: 3.16
Total fan-in: 79
Total input pins required: 7
Total fast input logic cells required: 0
Total output pins required: 4
Total bidirectional pins required: 0
Total reserved pins required 4
Total logic cells required: 25
Total flipflops required: 21
Total product terms required: 40
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 0
Synthesized logic cells: 0/ 32 ( 0%)
Device-Specific Information: f:\work\tbe\tb.rpt
tb
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
3 (6) (A) INPUT 0 0 0 0 0 1 0 a
6 (8) (A) INPUT 0 0 0 0 0 0 0 b
10 (11) (A) INPUT 0 0 0 0 0 0 1 datarx
44 (3) (A) INPUT 0 0 0 0 0 0 3 load
37 - - INPUT G 0 0 0 0 0 0 0 rxclk
40 - - INPUT G 0 0 0 0 0 0 0 txclk
27 (24) (B) INPUT 0 0 0 0 0 2 0 txen
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: f:\work\tbe\tb.rpt
tb
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
11 12 A OUTPUT t 0 0 0 1 0 0 0 c
5 7 A OUTPUT t 0 0 0 1 4 0 0 datatx
15 16 A OUTPUT t 0 0 0 1 5 0 0 int0
31 21 B OUTPUT t 0 0 0 0 8 0 0 int1
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high
Device-Specific Information: f:\work\tbe\tb.rpt
tb
** BURIED LOGIC **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
(42) 1 A DFFE + t 0 0 0 1 3 2 5 |4count:44|QC (|4count:44|:44)
(6) 8 A DFFE + t 0 0 0 1 2 2 2 |4count:44|QB (|4count:44|:45)
(7) 9 A DFFE + t 0 0 0 1 1 2 3 |4count:44|QA (|4count:44|:46)
(10) 11 A DFFE t 0 0 0 0 5 1 4 |4count:50|QD (|4count:50|:43)
(44) 3 A DFFE t 0 0 0 0 5 0 3 |4count:50|QC (|4count:50|:44)
(12) 13 A DFFE t 0 0 0 0 4 0 4 |4count:50|QB (|4count:50|:45)
(13) 14 A DFFE t 0 0 0 0 3 0 5 |4count:50|QA (|4count:50|:46)
(14) 15 A DFFE + t 0 0 0 1 0 1 1 :25
(21) 29 B DFFE + t 0 0 0 0 1 1 1 :26
(32) 20 B DFFE + t 0 0 0 0 1 1 1 :27
(28) 23 B DFFE + t 0 0 0 0 1 1 1 :28
(23) 27 B DFFE + t 0 0 0 0 1 1 1 :29
(25) 26 B DFFE + t 0 0 0 0 1 1 1 :30
(26) 25 B DFFE + t 0 0 0 0 1 1 1 :32
(35) 17 B DFFE + t 0 0 0 0 1 1 0 :34
(43) 2 A DFFE + t 0 0 0 0 3 0 1 :63
(34) 18 B DFFE + t 0 0 0 0 1 0 1 :64
(33) 19 B DFFE + t 0 0 0 0 1 0 1 :65
(30) 22 B DFFE + t 0 0 0 0 1 1 1 :66
(2) 5 A DFFE + t 0 0 0 0 1 0 1 :80
(27) 24 B DFFE + t 0 0 0 0 1 1 0 :81
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high
Device-Specific Information: f:\work\tbe\tb.rpt
tb
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'A':
Logic cells placed in LAB 'A'
+------------------------- LC12 c
| +----------------------- LC7 datatx
| | +--------------------- LC16 int0
| | | +------------------- LC1 |4count:44|QC
| | | | +----------------- LC8 |4count:44|QB
| | | | | +--------------- LC9 |4count:44|QA
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -