📄 walshcode.mdl
字号:
SupportComplex on
PurelyIntegerCode off
SupportContinuousTime on
SupportNonInlinedSFcns on
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize 1000000
ExtModeTransport 0
ExtModeMexFile "ext_comm"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
GenerateASAP2 off
}
PropName "Components"
}
}
PropName "Components"
}
Name "Configuration"
SimulationMode "normal"
CurrentDlgPage "Solver"
}
PropName "ConfigurationSets"
}
Simulink.ConfigSet {
$PropName "ActiveConfigurationSet"
$ObjectID 1
}
BlockDefaults {
Orientation "right"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
ShowName on
}
BlockParameterDefaults {
Block {
BlockType FrameConversion
OutFrame "Frame based"
}
Block {
BlockType FromWorkspace
VariableName "simulink_input"
SampleTime "-1"
Interpolate on
ZeroCross off
OutputAfterFinalValue "Extrapolation"
}
Block {
BlockType Inport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Product
Inputs "2"
Multiplication "Element-wise(.*)"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType Scope
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "-1"
}
Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts "[]"
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "Arial"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "WalshCode"
Location [301, 285, 1268, 887]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "Base Station "
Ports [0, 1]
Position [55, 148, 140, 192]
SourceBlock "commseqgen2/Walsh Code\nGenerator"
SourceType "Walsh Code Generator"
ShowPortLabels on
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
length "64"
index "60"
ts "0.0025"
frameBased off
sampPerFrame "1"
outDataType "double"
}
Block {
BlockType Reference
Name "Integrate\nand Dump1"
Ports [1, 1]
Position [610, 218, 690, 262]
ShowName off
FontSize 10
SourceBlock "commfilt2/Integrate\nand Dump"
SourceType "Integrate and dump"
obssamples "4"
offsetsamples "0"
nodump off
}
Block {
BlockType Product
Name "Product"
Ports [2, 1]
Position [220, 92, 250, 123]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product1"
Ports [2, 1]
Position [550, 102, 580, 133]
ShowName off
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Scope
Name "Scope3"
Ports [3]
Position [760, 68, 790, 102]
Floating off
Location [259, 521, 975, 944]
Open off
NumInputPorts "3"
ZoomMode "xonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
}
YMin "0~-5~-5"
YMax "3~5~5"
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Reference
Name "Signal Source\nRate = 1/T = 10 bps"
Ports [0, 1]
Position [55, 78, 130, 122]
NamePlacement "alternate"
SourceBlock "commsource/Random-integer\ngenerator"
SourceType "Random integer generator"
ShowPortLabels on
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
mul "4"
seed "1236244"
Ts "T"
}
Block {
BlockType Reference
Name "USER 1"
Ports [0, 1]
Position [385, 133, 470, 177]
SourceBlock "commseqgen2/Walsh Code\nGenerator"
SourceType "Walsh Code Generator"
ShowPortLabels on
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
length "64"
index "60"
ts "0.0025"
frameBased off
sampPerFrame "1"
outDataType "double"
}
Block {
BlockType Reference
Name "USER 2"
Ports [0, 1]
Position [385, 223, 470, 267]
SourceBlock "commseqgen2/Walsh Code\nGenerator"
SourceType "Walsh Code Generator"
ShowPortLabels on
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
length "64"
index "32"
ts "0.0025"
frameBased off
sampPerFrame "1"
outDataType "double"
}
Block {
BlockType Reference
Name "and Dump"
Ports [1, 1]
Position [605, 98, 685, 142]
ShowName off
FontSize 10
SourceBlock "commfilt2/Integrate\nand Dump"
SourceType "Integrate and dump"
obssamples "4"
offsetsamples "0"
nodump off
}
Block {
BlockType Product
Name "roduct2"
Ports [2, 1]
Position [545, 222, 575, 253]
ShowName off
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Line {
SrcBlock "Signal Source\nRate = 1/T = 10 bps"
SrcPort 1
Points [55, 0]
Branch {
DstBlock "Product"
DstPort 1
}
Branch {
Points [0, -25]
DstBlock "Scope3"
DstPort 1
}
}
Line {
SrcBlock "Base Station "
SrcPort 1
Points [25, 0; 0, -55]
DstBlock "Product"
DstPort 2
}
Line {
SrcBlock "Product"
SrcPort 1
Points [265, 0]
Branch {
DstBlock "Product1"
DstPort 1
}
Branch {
Points [0, 120]
DstBlock "roduct2"
DstPort 1
}
}
Line {
SrcBlock "USER 1"
SrcPort 1
Points [20, 0; 0, -30]
DstBlock "Product1"
DstPort 2
}
Line {
SrcBlock "Product1"
SrcPort 1
DstBlock "and Dump"
DstPort 1
}
Line {
SrcBlock "and Dump"
SrcPort 1
Points [30, 0; 0, -35]
DstBlock "Scope3"
DstPort 2
}
Line {
SrcBlock "USER 2"
SrcPort 1
DstBlock "roduct2"
DstPort 2
}
Line {
SrcBlock "roduct2"
SrcPort 1
Points [15, 0]
DstBlock "Integrate\nand Dump1"
DstPort 1
}
Line {
SrcBlock "Integrate\nand Dump1"
SrcPort 1
Points [45, 0; 0, -145]
DstBlock "Scope3"
DstPort 3
}
Annotation {
Name "Channel"
Position [365, 91]
UseDisplayTextAsClickCallback off
}
}
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -