_primary.vhd

来自「在ise下设计的蝶形变换程序」· VHDL 代码 · 共 8 行

library verilog;
use verilog.vl_types.all;
entity yuan is
    port(
        yu              : out    vl_logic
    );
end yuan;