_info

来自「FPGA-CPLD_DesignTool,事例程序陆续上传请需要的朋友下载」· 代码 · 共 48 行

m255
o
cModel Technology
dJ:\Project_Navigator_Demo\alu_vlog
valu
I`6JekcSc9H@AGHJHm5F5c2
VTg9OV4IAD:W_bGR;6C@j31
dJ:\temp\exam\HDLBencher-ALU\alu_vlog
w1036717816
FALU.V
L0 5
OE;L;5.5f;17
r1
31
o-93 +libext+.v+.ve+ +define+OVI_Verilog+
vglbl
IFAMRGAX`bCK2PK0fJAiGk2
VDbL]YG2GFhLmAAcPD`b9d2
dJ:\temp\exam\HDLBencher-ALU\alu_vlog
w1024550008
FJ:/eda/Xilinx/verilog/src/glbl.v
L0 3
OE;L;5.5f;17
r1
31
o-93 +libext+.v+.ve+ +define+OVI_Verilog+
vhdl_demo
IKWM3c4;_:D=8bU6I4AKVC0
VN;?cNCiNHjdU@25a1D;U>0
w907304254
FHDL_DEMO.V
L0 2
OE;L;5.5f;17
r1
31
o-93 +libext+.v+.ve+ +define+OVI_Verilog+
vtestbench
Iaz@1fk@H>eNiX5`T5;Xld0
VhGfW:390DM[oDMzegDH9`2
dJ:\temp\exam\HDLBencher-ALU\alu_vlog
w1040291199
Falu_tst_wave.tfw
L0 34
OE;L;5.5f;17
r1
31
o-93 +libext+.v+.ve+ +define+OVI_Verilog+