xst_sprjtostx_tcl.rsp

FPGA-CPLD_DesignTool,事例程序陆续上传请需要的朋友下载

set allSynthModules {fdq.MOD and4or2.MOD and5or2.MOD mode7cnt.MOD}