📄 liushuideng.lst
字号:
C51 COMPILER V7.50 LIUSHUIDENG 05/03/2007 10:54:47 PAGE 1
C51 COMPILER V7.50, COMPILATION OF MODULE LIUSHUIDENG
OBJECT MODULE PLACED IN liushuideng.OBJ
COMPILER INVOKED BY: D:\专业工程软件\Keil C51\C51\BIN\C51.EXE liushuideng.c BROWSE DEBUG OBJECTEXTEND
line level source
1 #include <Nordic\reg9e5.h>
2 unsigned int a;
3 unsigned int aa;
4 const unsigned char design[10]={0xFF,0xFD,0xFB,0xF7,0xEF,0xEF,0xF7,0xFB,0xFD,0xFF};
5
6 unsigned char SpiReadWrite(unsigned char b)
7 {
8 1 EXIF &= ~0x20; // Clear SPI interrupt
9 1 SPI_DATA = b; // Move byte to send to SPI data register
10 1 while((EXIF & 0x20) == 0x00) // Wait until SPI hs finished transmitting
11 1 ;
12 1 return SPI_DATA;
13 1 }
14
15
16 void Init(void)
17 {
18 1 unsigned char cklf; // 串口 芯片初始化
19 1 TH1 = 243; // 19200@16MHz (when T1M=1 and SMOD=1)
20 1 CKCON |= 0x10; // T1M=1 (/4 timer clock)
21 1 PCON = 0x80; // SMOD=1 (double baud rate)
22 1 SCON = 0x52; // Serial mode1, enable receiver
23 1 TMOD = 0x20; // Timer1 8bit auto reload
24 1 TR1 = 1; // Start timer1
25 1 P0_ALT = 0x00; //
26 1 P0_DIR = 0x00; //
27 1
28 1 SPICLK = 0; // Max SPI clock
29 1 SPI_CTRL = 0x02; // Connect internal SPI controller to Radio
30 1
31 1 // Switch to 16MHz clock:
32 1 RACSN = 0;
33 1 SpiReadWrite(RRC | 0x09);
34 1 cklf = SpiReadWrite(0) | 0x04;
35 1 RACSN = 1;
36 1 RACSN = 0;
37 1 SpiReadWrite(WRC | 0x09);
38 1 SpiReadWrite(cklf);
39 1 RACSN = 1;
40 1 }
41
42
43 void main(void)
44 {
45 1 Init();
46 1
47 1 do
48 1 {
49 2 for(aa=0;aa<10;aa++)
50 2 {
51 3 for(a=0;a<30000;a++)
52 3 ;
53 3 P0=design[aa];
54 3 }
55 2 }
C51 COMPILER V7.50 LIUSHUIDENG 05/03/2007 10:54:47 PAGE 2
56 1
57 1 while(1) ;
58 1 }
MODULE INFORMATION: STATIC OVERLAYABLE
CODE SIZE = 126 ----
CONSTANT SIZE = ---- ----
XDATA SIZE = ---- ----
PDATA SIZE = ---- ----
DATA SIZE = 14 ----
IDATA SIZE = ---- ----
BIT SIZE = ---- ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE. 0 WARNING(S), 0 ERROR(S)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -