📄 muxcntlr.csf.qmsg
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Web Edition " "Info: Version 4.0 Build 190 1/28/2004 SJ Web Edition" { } { } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:33:21 2005 " "Info: Processing started: Fri Sep 30 16:33:21 2005" { } { } 0} } { } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off muxcntlr -c muxcntlr " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off muxcntlr -c muxcntlr" { } { } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcntlr.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file muxcntlr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxcntlr-behavior_muxcntlr " "Info: Found design unit 1: muxcntlr-behavior_muxcntlr" { } { { "c:/fpga/davinci_evm/muxcntlr/muxcntlr.vhd" "muxcntlr-behavior_muxcntlr" "" { Text "c:/fpga/davinci_evm/muxcntlr/muxcntlr.vhd" 100 -1 0 } } } 0} { "Info" "ISGN_ENTITY_NAME" "1 muxcntlr " "Info: Found entity 1: muxcntlr" { } { { "c:/fpga/davinci_evm/muxcntlr/muxcntlr.vhd" "muxcntlr" "" { Text "c:/fpga/davinci_evm/muxcntlr/muxcntlr.vhd" 17 -1 0 } } } 0} } { } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" { } { } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "85 " "Info: Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "25 " "Info: Implemented 25 input pins" { } { } 0} { "Info" "ISCL_SCL_TM_OPINS" "31 " "Info: Implemented 31 output pins" { } { } 0} { "Info" "ISCL_SCL_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" { } { } 0} } { } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1 " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 16:33:23 2005 " "Info: Processing ended: Fri Sep 30 16:33:23 2005" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" { } { } 0} } { } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Web Edition " "Info: Version 4.0 Build 190 1/28/2004 SJ Web Edition" { } { } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:33:24 2005 " "Info: Processing started: Fri Sep 30 16:33:24 2005" { } { } 0} } { } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off muxcntlr -c muxcntlr " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off muxcntlr -c muxcntlr" { } { } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "muxcntlr EPM240T100C3 " "Info: Selected device EPM240T100C3 for design muxcntlr" { } { } 0}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "EPM240T100C3 " "Info: Compilation Report contains advance information. Specifications for device EPM240T100C3 are subject to change. Contact Altera for information on availability. No programming file will be generated." { } { } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -