muxcntlr.fit.talkback.xml

CPLD源码 达芬奇开发套件 很好 <没找到!> 查询更多词典 搜索因特网

<!--
This XML file (created on Mon Oct 03 13:07:11 2005) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.0</ver>
<schema>quartus_version_5.0_build_168.xsd</schema><license>
	<host_id>00123f10f9bb</host_id>
	<nic_id>0012f0ab0081</nic_id>
	<cdrive_id>7c593b76</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.0</version>
	<build>Build 168 SP 1</build>
	<module>quartus_fit.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Mon Oct 03 13:07:11 2005</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1594</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/fpga/davinci_evm/muxcntlr/muxcntlr</top_file>
<resource_usage_summary>
	<rsc name="Total logic elements" util="12" max=" 240 " type="int">29 </rsc>
	<rsc name="-- Combinational with no register" type="int">29</rsc>
	<rsc name="-- Register only" type="int">0</rsc>
	<rsc name="-- Combinational with a register" type="int">0</rsc>
	<rsc name="Logic element usage by number of LUT inputs" type="text"></rsc>
	<rsc name="-- 4 input functions" type="int">5</rsc>
	<rsc name="-- 3 input functions" type="int">9</rsc>
	<rsc name="-- 2 input functions" type="int">15</rsc>
	<rsc name="-- 1 input functions" type="int">0</rsc>
	<rsc name="-- 0 input functions" type="int">0</rsc>
	<rsc name="Logic elements by mode" type="text"></rsc>
	<rsc name="-- normal mode" type="int">29</rsc>
	<rsc name="-- arithmetic mode" type="int">0</rsc>
	<rsc name="-- qfbk mode" type="int">0</rsc>
	<rsc name="-- register cascade mode" type="int">0</rsc>
	<rsc name="-- synchronous clear/load mode" type="int">0</rsc>
	<rsc name="-- asynchronous clear/load mode" type="int">0</rsc>
	<rsc name="Total LABs" util="33" max=" 24 " type="int">8 </rsc>
	<rsc name="Logic elements in carry chains" type="int">0</rsc>
	<rsc name="User inserted logic elements" type="int">0</rsc>
	<rsc name="Virtual pins" type="int">0</rsc>
	<rsc name="I/O pins" util="70" max=" 80 " type="int">56 </rsc>
	<rsc name="-- Clock pins" type="int">0</rsc>
	<rsc name="Global signals" type="int">0</rsc>
	<rsc name="UFM blocks" util="0" max=" 1 " type="int">0 </rsc>
	<rsc name="Global clocks" util="0" max=" 4 " type="int">0 </rsc>
	<rsc name="Maximum fan-out node" type="text">ATA_SEL</rsc>
	<rsc name="Maximum fan-out" type="int">16</rsc>
	<rsc name="Total fan-out" type="int">108</rsc>
	<rsc name="Average fan-out" type="float">1.27</rsc>
</resource_usage_summary>
<non_global_high_fan_out_signals>
	<row>
		<name>UART_RXD1_DMARQ~11</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>EM_CS2~8</name>
		<fan_out>2</fan_out>
	</row>
	<row>
		<name>V18_EM_DATA_BUF_EN~7</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V18_EM_DATA_BUF_DIR~58</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V18_EM_DATA_BUF_EN~1</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V33_SM_ALE_EM_A1~3</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V33_SM_CLE_EM_A2~3</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V33_SM_READ_OE~3</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V33_CF_WRITE_WE~7</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>V33_CF_READ_OE~7</name>
		<fan_out>1</fan_out>
	</row>
</non_global_high_fan_out_signals>
<interconnect_usage_summary>
	<rsc name="Local interconnects" util="7" max=" 888 " type="int">68 </rsc>
	<rsc name="LUT chains" util="1" max=" 216 " type="int">3 </rsc>
	<rsc name="R4s" util="5" max=" 704 " type="int">36 </rsc>
	<rsc name="C4s" util="5" max=" 784 " type="int">41 </rsc>
	<rsc name="Global clocks" util="0" max=" 4 " type="int">0 </rsc>
	<rsc name="LAB clocks" util="0" max=" 32 " type="int">0 </rsc>
	<rsc name="Direct links" util="0" max=" 888 " type="int">0 </rsc>
</interconnect_usage_summary>
<mep_data>
	<command_line>quartus_fit --read_settings_files=off --write_settings_files=off muxcntlr -c muxcntlr</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<fitter_settings>
	<row>
		<option>Device</option>
		<setting>EPM240GT100C3</setting>
	</row>
	<row>
		<option>Fitter Effort</option>
		<setting>Standard Fit</setting>
		<default_value>Auto Fit</default_value>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Placement Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Router Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Optimize Hold Timing</option>
		<setting>IO Paths and Minimum TPD Paths</setting>
		<default_value>IO Paths and Minimum TPD Paths</default_value>
	</row>
	<row>
		<option>Optimize Fast-Corner Timing</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Guarantee I/O Paths Have Zero Hold Time at Fast Corner</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Optimize Timing</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>Optimize IOC Register Placement for Timing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit to One Fitting Attempt</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Final Placement Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Initial Placement Seed</option>
		<setting>1</setting>
		<default_value>1</default_value>
	</row>
	<row>
		<option>Slow Slew Rate</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>PCI I/O</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Weak Pull-Up Resistor</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Enable Bus-Hold Circuitry</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Delay Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Perform Physical Synthesis for Combinational Logic</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Retiming</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Physical Synthesis Effort Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Logic Cell Insertion - Logic Duplication</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Clock</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Global Register Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Always Enable Input Buffers</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
</fitter_settings>
<fitter_device_options>
	<row>
		<option>Enable user-supplied start-up clock (CLKUSR)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide reset (DEV_CLRn)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide output enable (DEV_OE)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable INIT_DONE output</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Configuration scheme</option>
		<setting>Passive Serial</setting>
	</row>
	<row>
		<option>Reserve all unused pins</option>
		<setting>As input tri-stated</setting>
	</row>
	<row>
		<option>Base pin-out file on sameframe device</option>
		<setting>Off</setting>
	</row>
</fitter_device_options>
<input_pins>
	<row>
		<name>ALE_EM_A1</name>
		<pin__>6</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>3</y_coordinate>
		<cell_number>0</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA0_EM_BA0</name>
		<pin__>34</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>3</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>1</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA1_EM_BA1</name>
		<pin__>8</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>3</y_coordinate>
		<cell_number>2</cell_number>
		<combinational_fan_out>1</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA2_EM_A0</name>
		<pin__>7</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>3</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA_CS0</name>
		<pin__>21</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>3</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA_CS1</name>
		<pin__>20</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>2</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA_DIR</name>
		<pin__>30</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>3</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>3</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>ATA_SEL</name>
		<pin__>55</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>8</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>16</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>CFN_SEL</name>
		<pin__>54</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>8</x_coordinate>
		<y_coordinate>1</y_coordinate>
		<cell_number>2</cell_number>
		<combinational_fan_out>11</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>CLE_EM_A2</name>
		<pin__>5</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>
		<y_coordinate>4</y_coordinate>
		<cell_number>3</cell_number>
		<combinational_fan_out>2</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>no</global>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>1.8 V</i_o_standard>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>EM_CS2</name>
		<pin__>19</pin__>
		<i_o_bank>1</i_o_bank>
		<x_coordinate>1</x_coordinate>